



OBJECTIVES - 6/1 • Questions from 5/27 ■ REVIEW: Memory Segmentation Activity (available in Canvas) Tutorial 2 - Pthread, locks, conditions tutorial - June 4 Assignment 3: (Tutorial) Introduction to Linux Kernel Modules Final exam - alternate format Quiz 4 - Page Tables Chapter 19: Translation Lookaside Buffer (TLB) Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2021] June 1, 2021 L18.2 School of Engineering and Technology, University of Washington - Tacoma





MATERIAL / PACE

- Please classify your perspective on material covered in today's class (51 respondents):
- 1-mostly review, 5-equal new/review, 10-mostly new
- Average 6.02 (\downarrow previous 6.35)
- Please rate the pace of today's class:
- 1-slow, 5-just right, 10-fast
- Average 5.52 (↑ previous 5.47)

June 1, 2021

TCSS422: Computer Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.5

FEEDBACK

- Is it important to try to increase the hit-to-miss ratio for the TLB when writing a program in C?
- In our program, one thing we can control is how memory is accessed in arrays or other structures, etc.
- To optimize performance of our programs, we can design our code with the TLB in mind by increasing spatial and temporal locality of memory accesses
 - In some cases specific algorithms require certain memory access patterns. These will be difficult to optimize

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

FEEDBACK - 2

- Could you review how we find hits and misses from TLB example? (lecture 17 2up pg19)
 - We will start today by reviewing the TLB (chapter 19)

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

OBJECTIVES - 6/1

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

L18.8

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.9

OBJECTIVES - 6/1

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

ASSIGNMENT 3: INTRODUCTION TO LINUX KERNEL MODULES

- Assignment 3 provides an introduction to kernel programming by demonstrating how to create a **Linux Kernel Module**
- Kernel modules are commonly used to write device drivers and can access protected operating system data structures
 - For example: Linux task struct process data structure
- Assignment 3 is scored in the Quizzes / Activities / **Tutorials category**
 - Lowest two grades in this category are dropped

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.11

OBJECTIVES - 6/1

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

ALTERNATE FINAL EXAM

- Final Exam category will have two assignments
- Thursday June 10 from 3:40 to 5:40 pm
 - Final Quiz (50 points)
 - SHORT: fewer than half the number of questions as the midterm
 - 1-hour
 - Focus on new content since the midterm
- Tutorial: Linux File Systems and Disk I/O
- Available for 1-week ~June 5th to June 11th
 - 50 points
 - Presents new material in a hands-on, interactive format
 - Complete activity and answer questions
 - Individual work

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.13

OBJECTIVES - 6/1

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


June 1, 2021


TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma


- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma











- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021 TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma





LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page table size =
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$$

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page tables are too big and consume too much memory.

Need Solutions ...

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

L18.24

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.25

PAGING: USE LARGER PAGES


- <u>Larger pages</u> = 16KB = 2¹⁴
- 32-bit address space: 2³²
- $2^{18} = 262,144$ pages


$$\frac{2^{32}}{2^{14}} * 4 = 1MB$$
 per page table

- Memory requirement cut to 1/4
- However pages are huge
- Internal fragmentation results
- 16KB page(s) allocated for small programs with only a few variables

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma





- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.29

MULTI-LEVEL PAGE TABLES

- Consider a page table:
- 32-bit addressing, 4KB pages
- 2²⁰ page table entries
- Even if memory is sparsely populated the per process page table requires:


Page table size =
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MB$$
yte


- Often most of the 4MB per process page table is empty
- Page table must be placed in 4MB contiguous block of RAM
- MUST SAVE MEMORY!

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma






MULTI-LEVEL PAGE TABLES - 3

- Advantages
 - Only allocates page table space in proportion to the address space actually used
 - Can easily grab next free page to expand page table
- Disadvantages
 - Multi-level page tables are an example of a time-space tradeoff
 - Sacrifice address translation time (now 2-level) for space
 - Complexity: multi-level schemes are more complex

June 1, 2021 TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma



EXAMPLE - 2

- 256 total page table entries (64 bytes each)
- 1,024 bytes page table size, stored using 64-byte pages
 (1024/64) = 16 page directory entries (PDEs)
- Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups
- 16 page directory entries (PDE) x 16 page table entries (PTE) = 256 total PTEs
- Key idea: the page table is stored using pages too!


June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.35

PAGE DIRECTORY INDEX

- Now, let's split the page table into two:
 - 8 bit VPN to map 256 pages
 - 4 bits for page directory index (PDI 1st level page table)
 - 6 bits offset into 64-byte page




June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

PAGE TABLE INDEX

- 4 bits page directory index (PDI 1st level)
- 4 bits page table index (PTI 2nd level)



- To dereference one 64-byte memory page,
 - We need one page directory entry (PDE)
 - One page table Index (PTI) can address 16 pages

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.37

EXAMPLE - 3

- For this example, how much space is required to store as a single-level page table with any number of PTEs?
- 16KB address space, 64 byte pages
- 256 page frames, 4 byte page size
- 1,024 bytes required (single level)
- How much space is required for a two-level page table with only 4 page table entries (PTEs)?
- Page directory = 16 entries x 4 bytes (1 x 64 byte page)
- Page table = 4 entries x 4 bytes (1 x 64 byte page)
- 128 bytes required (2 x 64 byte pages)
 - Savings = using just 12.5% the space !!!

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

32-BIT EXAMPLE

- Consider: 32-bit address space, 4KB pages, 2²⁰ pages
- Only 4 mapped pages
- **Single level**: 4 MB (we've done this before)
- Two level: (old VPN was 20 bits, split in half)
- Page directory = 2¹⁰ entries x 4 bytes = 1 x 4 KB page
- Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
- 8KB (8,192 bytes) required
- Savings = using just .78 % the space !!!
- 100 sparse processes now require < 1MB for page tables

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma




- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


June 1, 2021


TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma


L18.41

MORE THAN TWO LEVELS - 2 Page table entries per page = 512 / 4 = 128 7 bytes - for page table index (PTI) 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Page Directory Index Page Table Index **VPN** offset Detail Virtual address 30 bit Page size 512 byte VPN 21 bit 9 bit Offset $\rightarrow \log_2 128 = 7$ Page entry per page 128 PTEs TCSS422: Operating Systems [Spring 2021] June 1, 2021 L18.42 School of Engineering and Technology, University of Washington - Tacoma









ADDRESS TRANSLATION CODE

```
// 5-level Linux page table address lookup
//
// Inputs:
// mm_struct - process's memory map struct
// vpage - virtual page address

// Define page struct pointers
pgd_t *pgd;
p4d_t *p4d;
pud_t *pud;
pmd_t *pud;
pmd_t *pmt;
pte_t *pte;
struct page *page;

ICSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma
```

ADDRESS TRANSLATION - 2

```
pgd_offset():
                                              Takes a vpage address and the mm_struct
pgd = pgd_offset(mm, vpage);
if (pgd_none(*pgd) || pgd_bad(*pgd))
                                             for the process, returns the PGD entry that
     return 0;
                                              covers the requested address...
p4d = p4d_offset(pgd, vpage);
                                                 p4d/pud/pmd_offset():
if (p4d_none(*p4d) || p4d_bad(*p4d))
                                                 Takes a vpage address and the
     return 0;
                                                 pgd/p4d/pud entry and returns the
pud = pud offset(p4d, vpage);
                                                 relevant p4d/pud/pmd.
if (pud_none(*pud) || pud_bad(*pud))
    return 0;
pmd = pmd offset(pud, vpage);
if (pmd_none(*pmd) || pmd_bad(*pmd))
     return 0;
if (!(pte = pte_offset_map(pmd, vpage)))
    return 0;
                                                  pte_unmap()
if (!(page = pte_page(*pte)))
                                                  release temporary kernel mapping
    return 0;
                                                  for the page table entry
physical_page_addr = page_to_phys(page)
pte unmap(pte);
return physical_page_addr; // param to send back
                    TCSS422: Operating Systems [Spring 2021]
     June 1, 2021
                                                                        L18.48
                    School of Engineering and Technology, University of Washington - Tacoma
```

INVERTED PAGE TABLES



- Keep a single page table for each physical page of memory
- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM
- Page table stores
 - Which process uses each page
 - Which process virtual page (from process virtual address space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2²⁰ pages
- Hash table: can index memory and speed lookups

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.49

MULTI-LEVEL PAGE TABLE EXAMPLE

- Consider a 16 MB computer which indexes memory using 4KB pages
- (#1) For a single level page table, how many pages are required to index memory?
- (#2) How many bits are required for the VPN?
- (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required?
- (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry?

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

MULTI LEVEL PAGE TABLE EXAMPLE - 2

- (#5) How many bytes (or KB) are required for a single level page table?
- Let's assume a simple HelloWorld.c program.
- HelloWorld.c requires virtual address translation for 4 pages:

1 - code page

1 - stack page

1 - heap page

1 - data segment page

- (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)?
- (#7) How many bits are required for the Page Table Index (PTI)?

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.51

MULTI LEVEL PAGE TABLE EXAMPLE - 3

- Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes:
 - 6 bits for the Page Directory Index (PDI)
 - 6 bits for the Page Table Index (PTI)
 - 12 offset bits
 - 8 status bits
- (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages?
- HINT: we need to allocate one Page Directory and one Page Table...
- HINT: how many entries are in the PD and PT

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

MULTI LEVEL PAGE TABLE EXAMPLE - 4

- (#9) Using a single page directory entry (PDE) pointing to a single page table (PT), if all of the slots of the page table (PT) are in use, what is the total amount of memory a two-level page table scheme can address?
- (#10) And finally, for this example, as a percentage (%), how much memory does the 2-level page table scheme consume compared to the 1-level scheme?
- HINT: two-level memory use / one-level memory use

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.53

ANSWERS

- **#1** 4096 pages
- #2 12 bits
- #3 12 bits
- #4 4 bytes
- \blacksquare #5 4096 x 4 = 16,384 bytes (16KB)
- #6 6 bits
- #7 6 bits
- #8 256 bytes for Page Directory (PD) (64 entries x 4 bytes)
 256 bytes for Page Table (PT) TOTAL = 512 bytes
- #9 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB)
- #10- 512/16384 = .03125 → 3.125%


June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


June 1, 2021 TCSS422: Op

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma



MEMORY HIERARCHY

Disks (HDD, SSD) provide another level of storage in the memory hierarchy



June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.57

MOTIVATION FOR EXPANDING THE ADDRESS SPACE

- Provide the illusion of an address space larger than physical RAM
- For a single process
 - Convenience
 - Ease of use
- For multiple processes
 - Large virtual memory space supports running many concurrent processes. . .

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

LATENCY TIMES

- Design considerations:
 - SSDs 4x the time of DRAM
 - HDDs 80x the time of DRAM

Action	Latency (ns)	(µs)	
L1 cache reference	0.5ns		
L2 cache reference	7 ns		14x L1 cache
Mutex lock/unlock	25 ns		
Main memory reference	100 ns		20x L2 cache, 200x L1
Read 4K randomly from SSD*	150,000 ns	150 μs	~1GB/sec SSD
Read 1 MB sequentially from memory	250,000 ns	250 μs	
Read 1 MB sequentially from SSD*	1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory
Read 1 MB sequentially from disk	20,000,000 ns	20,000 μs	20 ms 80x memory, 20X SSD

- Latency numbers every programmer should know
- From: https://gist.github.com/jboner/2841832#file-latency-txt


TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma June 1, 2021


L18.59

OBJECTIVES - 6/1

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms Swapping Policies

TCSS422: Operating Systems [Spring 2021] June 1, 2021 School of Engineering and Technology, University of Washington - Tacoma





SWAP SPACE - 3

- Swap space lives on a separate logical volume in Ubuntu Linux that is managed separately from the root file system
- Check logical volumes with "sudo lvdisplay" command:

See also "lvm lvs" command

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.63

PAGE LOCATION

- Memory pages are:
 - Stored in memory
 - Swapped to disk
- Present bit
 - In the page table entry (PTE) indicates if page is present
- Page fault
 - Memory page is accessed, but has been swapped to disk

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

L18.65

PAGE FAULT

- OS steps in to handle the page fault
- Loading page from disk requires a free memory page
- Page-Fault Algorithm

```
PFN = FindFreePhysicalPage()
         if (PFN == -1)
2:
                                         // no free page found
3:
                PFN = EvictPage()
                                        // run replacement algorithm
         DiskRead(PTE.DiskAddr, pfn)
4:
                                         // sleep (waiting for I/O)
5:
         PTE.present = True
                                          // set PTE bit to present
6:
         PTE.PFN = PFN
                                          // reference new loaded page
7:
         RetryInstruction()
                                          // retry instruction
```

June 1, 2021 TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

PAGE REPLACEMENTS

- Page daemon
 - Background threads which monitors swapped pages
- Low watermark (LW)
 - Threshold for when to swap pages to disk
 - Daemon checks: free pages < LW</p>
 - Begin swapping to disk until reaching the highwater mark
- High watermark (HW)
 - Target threshold of free memory pages
 - Daemon free until: free pages >= HW

June 1, 2021 TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/27
- Assignment 2 May 31 (Late Penalty June 2, Closing June 4)
- Tutorial 2 Pthread, locks, conditions tutorial June 4
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Final exam alternate format
- Quiz 4 Page Tables
- Chapter 19: Translation Lookaside Buffer (TLB)
 - Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms Swapping Policies

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.67

REPLACEMENT POLICIES CHANGES TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington -June 1, 2021

CACHE MANAGEMENT

- Replacement policies apply to "any" cache
- Goal is to minimize the number of misses
- <u>Average memory access time (AMAT)</u> can be estimated:

$$AMAT = (P_{Hit} * T_M) + (P_{Miss} * T_D)$$

Argument	Meaning
T_{M}	The cost of accessing memory (time)
T_D	The cost of accessing disk (time)
P_{Hit}	The probability of finding the data item in the cache(a hit)
P_{Miss}	The probability of not finding the data in the cache(a miss)

- Consider $T_M = 100 \text{ ns}$, $T_D = 10 \text{ms}$
- Consider P_{hit} = .9 (90%), P_{miss} = .1
- Consider P_{hit} = .999 (99.9%), P_{miss} = .001

June 1, 2021 TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

OPTIMAL REPLACEMENT POLICY

- What if:
 - We could predict the future (... with a magical oracle)
 - All future page accesses are known
 - Always replace the page in the cache used farthest in the future
- Used for a comparison
- Provides a "best case" replacement policy
- Consider a 3-element empty cache with the following page accesses:

0 1 2 0 1 3 0 3 1 2 1

What is the hit/miss ratio?


6 hits


June 1, 2021


TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma


L18.70


FIFO REPLACEMENT Queue based Always replace the oldest element at the back of cache Simple to implement Doesn't consider importance... just arrival ordering Consider a 3-element empty cache with the following page accesses: 0 1 2 0 1 3 0 3 1 2 1 What is the hit/miss ratio? How is FIFO different than LRU? A hits LRU incorporates history




















IMPLEMENTING LRU


- Implementing last recently used (LRU) requires tracking access time for all system memory pages
- Times can be tracked with a list
- For cache eviction, we must scan an entire list
- Consider: 4GB memory system (2³²), with 4KB pages (2¹²)
- This requires 2²⁰ comparisons !!!
- Simplification is needed
 - Consider how to approximate the oldest page access

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

IMPLEMENTING LRU - 2 Harness the Page Table Entry (PTE) Use Bit HW sets to 1 when page is used OS sets to 0 Clock algorithm (approximate LRU) Refer to pages in a circular list Clock hand points to current page Loops around



TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.81

• IF USE_BIT=1 set to USE_BIT = 0

IF USE_BIT=0 replace page

June 1, 2021

CLOCK ALGORITHM - 2

- Consider dirty pages in cache
- If DIRTY (modified) bit is FALSE
 - No cost to evict page from cache
- If DIRTY (modified) bit is TRUE
 - Cache eviction requires updating memory
 - Contents have changed
- Clock algorithm should favor no cost eviction

June 1, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L18.83

WHEN TO LOAD PAGES

- On demand → demand paging
- Prefetching
 - Preload pages based on anticipated demand
 - Prediction based on locality
 - Access page P, suggest page P+1 may be used
- What other techniques might help anticipate required memory pages?
 - Prediction models, historical analysis
 - In general: accuracy vs. effort tradeoff
 - High analysis techniques struggle to respond in real time

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

OTHER SWAPPING POLICIES

- Page swaps / writes
 - Group/cluster pages together
 - Collect pending writes, perform as batch
 - Grouping disk writes helps amortize latency costs
- Thrashing
 - Occurs when system runs many memory intensive processes and is low in memory
 - Everything is constantly swapped to-and-from disk

June 1, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L18.85

OTHER SWAPPING POLICIES - 2

- Working sets
 - Groups of related processes
 - When thrashing: prevent one or more working set(s) from running
 - Temporarily reduces memory burden
 - •Allows some processes to run, reduces thrashing

June 1, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

