

# MATERIAL / PACE

- Please classify your perspective on material covered in today's class (53 respondents):
- 1-mostly review, 5-equal new/review, 10-mostly new
- Average 6.30 ( $\downarrow$  previous 6.44)
- Please rate the pace of today's class:
- 1-slow, 5-just right, 10-fast
- Average  $5.62 (\downarrow previous 5.69)$

May 25, 2021

TCSS422: Computer Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.5

#### **FEEDBACK**

Could you review the example question (pg15, slides 2up) how it has out of bounds?

Consider a 64KB computer that loads a program. The BASE register is set to 32768, the BOUNDS register is set to 4096. What is the physical memory address translation for the virtual address of 6000?

A: 34768	B: 38768
C: 32769	D: 36864
E: Out of Bounds	F: None of the above

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

#### FEEDBACK - 2

- Does it always checks splitting allocation first before performing coalescing (regrouping) of chunks? Or is it possible to directly perform coalescing if the request bytes are big? (ex slide 15.56, pg 28, slides 2-up)
- Yes, the idea is to check available chunks in the free space list to see if any chunk provides sufficient capacity. We check every chunk to see if available space is greater than or equal to 30 (the required capacity).
- Coalescing is expensive to perform. Operating systems will be inherently lazy. They will generally postpone coalescing until it is required.
  - A trade-off might be to proactively coalesce two chunks for every pass through the list

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.7

### **OBJECTIVES - 5/25**

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.9

# **OBJECTIVES - 5/25**

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

# OBJECTIVES - 5/20


- Questions from 5/18
- Assignment 2
- Quiz 3 Synchronized Array
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

L16.12




#### **MEMORY ALLOCATION STRATEGIES**

- Best fit
  - Traverse free list
  - Identify all candidate free chunks
  - Note which is smallest (has best fit)
  - When splitting, "leftover" pieces are small (and potentially less useful -- fragmented)
- Worst fit
  - Traverse free list
  - Identify largest free chunk
  - Split largest free chunk, leaving a still large free chunk

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma





Which memory allocation strategy is more likely to distribute free chunks closer together which could help when coalescing the free space list?

Best Fit
Worst Fit
First Fit
None of the above
All of the above


#### **SEGREGATED LISTS**


- For popular sized requestse.g. for kernel objects such as locks, inodes, etc.
- Manage as segregated free lists
- Provide object caches: stores pre-initialized objects
- How much memory should be dedicated for specialized requests (object caches)?
- If a given cache is low in memory, can request "slabs" of memory from the general allocator for caches.
- General allocator will reclaim slabs when not used

May 25, 2021

TCSS422: Operating Systems [Spring 2021]


School of Engineering and Technology, University of Washington - Tacoma





A computer system manages program memory using three separate segments for code, stack, and the heap. The codesize of a program is 1KB but the minimal segment available is 16KB. This is an example of:


External fragmentation
Binary buddy allocation
Internal fragmentation
Coalescing
Splitting



- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma



#### **PAGING**

- Split up address space of process into <u>fixed sized pieces</u> called pages
- Alternative to <u>variable sized pieces</u> (Segmentation) which suffers from significant fragmentation
- Physical memory is split up into an array of fixed-size slots called page frames.
- Each process has a page table which translates virtual addresses to physical addresses

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.25


#### **ADVANTAGES OF PAGING**


- Flexibility
  - Abstracts the process address space into pages
  - No need to track direction of HEAP / STACK growth
    - Just add more pages...
  - No need to store unused space
    - As with segments...
- Simplicity
  - Pages and page frames are the same size
  - Easy to allocate and keep a free list of pages


May 25, 2021


TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma









May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

# (1) WHERE ARE PAGE TABLES STORED?

- **Example:** 
  - Consider a 32-bit process address space (4GB=2<sup>32</sup> bytes)
  - With 4 KB pages (4KB=2<sup>12</sup> bytes)
  - 20 bits for VPN (2<sup>20</sup> pages)
  - 12 bits for the page offset (2<sup>12</sup> unique bytes in a page)
- Page tables for each process are stored in RAM
  - Support potential storage of 2<sup>20</sup> translations
    - = 1,048,576 pages per process
  - Each page has a page table entry size of 4 bytes

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.31

#### PAGE TABLE EXAMPLE

- With 2<sup>20</sup> slots in our page table for a single process
- Each slot (i.e. entry) dereferences a VPN
- Each entry provides a physical frame number
- Each entry requires 4 bytes (32 bits)
  - 20 for the PFN on a 4GB system with 4KB pages
  - 12 for the offset which is preserved
  - (note we have no status bits, so this is unrealistically small)

VPN<sub>o</sub> VPN<sub>1</sub> VPN<sub>2</sub>  $\mathrm{VPN}_{\mathrm{1048576}}$ 

- How much memory is required to store the page table for 1 process?
  - Hint: # of entries x space per entry
  - 4,194,304 bytes (or 4MB) to index one process

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

#### NOW FOR AN ENTIRE OS

- If 4 MB is required to store one process
- Consider how much memory is required for an entire OS?
  - With for example 100 processes...
- Page table memory requirement is now 4MB x 100 = 400MB
- If computer has 4GB memory (maximum for 32-bits), the page table consumes 10% of memory

400 MB / 4000 GB

Is this efficient?


May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.33

# (2) WHAT'S ACTUALLY IN THE PAGE TABLE


- Page table is data structure used to map virtual page numbers (VPN) to the physical address (Physical Frame Number PFN)
  - Linear page table → simple array
- Page-table entry
  - 32 bits for capturing state



May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma



# PAGE TABLE ENTRY - 2

- Common flags:
- Valid Bit: Indicating whether the particular translation is valid.
- Protection Bit: Indicating whether the page could be read from, written to, or executed from
- Present Bit: Indicating whether this page is in physical memory or on disk(swapped out)
- Dirty Bit: Indicating whether the page has been modified since it was brought into memory
- Reference Bit(Accessed Bit): Indicating that a page has been accessed

May 25, 2021 TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

# (3) HOW BIG ARE PAGE TABLES?

- Page tables are too big to store on the CPU
- Page tables are stored using physical memory
- Paging supports efficiently storing a sparsely populated address space
  - Reduced memory requirement
     Compared to base and bounds, and segments

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.37

# (4) DOES PAGING MAKE THE SYSTEM TOO SLOW?

- Translation
- Issue #1: Starting location of the page table is needed
  - HW Support: Page-table base register
    - stores active process
    - Facilitates translation

Page Table: VP0 → PF3

VP1 → PF7

 $VP2 \rightarrow PF5$ 

VP3 → PF2

Issue #2: Each memory address translation for paging requires an extra memory reference

Stored in RAM →

HW Support: TLBs (Chapter 19)

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

```
PAGING MEMORY ACCESS
        // Extract the VPN from the virtual address
2.
        VPN = (VirtualAddress & VPN_MASK) >> SHIFT
3.
4.
        // Form the address of the page-table entry (PTE)
5.
        PTEAddr = PTBR + (VPN * sizeof(PTE))
        // Fetch the PTE
8.
        PTE = AccessMemory(PTEAddr)
9.
        // Check if process can access the page
10.
11.
       if (PTE.Valid == False)
                RaiseException(SEGMENTATION_FAULT)
13.
        else if (CanAccess(PTE.ProtectBits) == False)
14.
                RaiseException(PROTECTION_FAULT)
15.
        else
16.
                // Access is OK: form physical address and fetch it
                offset = VirtualAddress & OFFSET_MASK
17.
18.
                PhysAddr = (PTE.PFN << PFN_SHIFT) | offset
19.
                Register = AccessMemory(PhysAddr)
                   TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma
    May 25, 2021
                                                                         L16.39
```


# **COUNTING MEMORY ACCESSES**


Example: Use this Array initialization Code


Assembly equivalent:


```
0x1024 movl $0x0,(%edi,%eax,4)
0x1028 incl %eax
0x102c cmpl $0x03e8,%eax
0x1030 jne 0x1024
```


May 25, 2021 TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma














#### PAGING SYSTEM EXAMPLE

- Consider a 4GB Computer:
- With a 4096-byte page size (4KB)
- How many pages would fit in physical memory?
- Now consider a page table:
- For the page table entry, how many bits are required for the
- If we assume the use of 4-byte (32 bit) page table entries, how many bits are available for status bits?
- How much space does this page table require? # of page table entries x size of page table entry
- How many page tables (for user processes) would fill the entire 4GB of memory?

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma


L16.47

WE WILL RETURN AT 4:50PM TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington May 25, 2021 L16.48

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma



#### TRANSLATION LOOKASIDE BUFFER


- Legacy name...
- Better name, "Address Translation Cache"
- TLB is an on CPU cache of address translations
  - ■virtual → physical memory


May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.51

#### TRANSLATION LOOKASIDE BUFFER - 2 Page Table[39] ■ Goal: **Reduce access** 1174 to the page Page Table[1] 1124 tables 0-0000-0000-0000-000 Example: 50 RAM accesses 40100 7132 for first 5 for-loop 7282 40050 iterations 40000 7232 Move lookups 4196 1124 from RAM to TLB 1074 4146 by caching page 1024 table entries 50 **Memory Access** TCSS422: Operating Systems [Spring 2021] May 25, 2021 L16.52 School of Engineering and Technology, University of Washington - Tacoma





- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.55

#### TLB BASIC ALGORITHM

- For: array based page table
- Hardware managed TLB


```
1: VPN = (VirtualAddress & VPN_MASK ) >> SHIFT
2: (Success , TlbEntry) = TLB_Lookup(VPN)
   if(Success == True) { // TLB Hit
    if (CanAccess(TlbEntry.ProtectBits) == True ) {
5:
         Offset = VirtualAddress & OFFSET_MASK
6:
      PhysAddr (TlbEntry.PFN << SHIFT) | Offset
        AccessMemory( PhysAddr )
8: }else RaiseException(PROTECTION ERROR)
```

Generate the physical address to access memory

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma



# TLB - ADDRESS TRANSLATION CACHE Key detail: For a TLB miss, we first access the page table in RAM to populate the TLB... we then requery the TLB All address translations go through the TLB TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.59

#### **TLB EXAMPLE**

int sum = 0; 1: for( i=0; i<10; i++) { sum+=a[i];

- Example:
- Program address space: 256-byte
  - Addressable using 8 total bits (28)
  - 4 bits for the VPN (16 total pages)
- Page size: 16 bytes
  - Offset is addressable using 4-bits
- Store an array: of (10) 4-byte integers

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

L16.60 School of Engineering and Technology, University of Washington - Tacoma

VPN = 00

VPN = 01VPN = 03**VPN** = 04

VPN = 07

VPN = 08

VPN = 09

**VPN = 11** 


**VPN** = 12


**VPN = 13 VPN** = 14


**VPN** = 15


a[5]


a[8]













- Consider array-based page tables:
  - Each process has its own page table
  - 32-bit process address space (up to 4GB)
  - With 4 KB pages
  - 20 bits for VPN
  - 12 bits for the page offset

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

#### **LINEAR PAGE TABLES - 2**

- Page tables stored in RAM
- Support potential storage of 2<sup>20</sup> translations
  - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page table size = 
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$$

- Consider 100+ OS processes
  - Requires 400+ MB of RAM to store process information

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma L16.67

#### **LINEAR PAGE TABLES - 2**

- Page tables stored in RAM
- Support potential storage of 2<sup>20</sup> translations
  - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page tables are too big and consume too much memory.

**Need Solutions ...** 

- Consider 100+ OS processes
  - Requires 400+ MB of RAM to store process information

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.69

#### **PAGING: USE LARGER PAGES**

- Larger pages = 16KB = 2<sup>14</sup>
- 32-bit address space: 2<sup>32</sup>
- $= 2^{18} = 262,144$  pages


$$\frac{2^{32}}{2^{14}} * 4 = 1MB$$
 per page table


- Memory requirement cut to 1/4
- However pages are huge
- Internal fragmentation results
- 16KB page(s) allocated for small programs with only a few variables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma





# **OBJECTIVES - 5/25**

- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.73

### **MULTI-LEVEL PAGE TABLES**

- Consider a page table:
- 32-bit addressing, 4KB pages
- 2<sup>20</sup> page table entries
- Even if memory is sparsely populated the per process page table requires:


Page table size = 
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MB$$
yte


- Often most of the 4MB per process page table is empty
- Page table must be placed in 4MB contiguous block of RAM
- MUST SAVE MEMORY!

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma





### **MULTI-LEVEL PAGE TABLES - 3**

- Advantages
  - Only allocates page table space in proportion to the address space actually used
  - Can easily grab next free page to expand page table
- Disadvantages
  - Multi-level page tables are an example of a time-space tradeoff
  - Sacrifice address translation time (now 2-level) for space
  - Complexity: multi-level schemes are more complex


TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma May 25, 2021

L16.77

L16.78

### **EXAMPLE**

- 16KB address space, 64byte pages
- How large would a one-level page table need to be?
- $2^{14}$  (address space) /  $2^{6}$  (page size) =  $2^{8}$  = 256 (pages)



May 25, 2021

School of Engineering and Technology, University of Washington - Tacoma

### **EXAMPLE - 2**

- 256 total page table entries (64 bytes each)
- 1,024 bytes page table size, stored using 64-byte pages = (1024/64) = 16 page directory entries (PDEs)
- Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups
- 16 page directory entries (PDE) x 16 page table entries (PTE) = 256 total PTEs
- Key idea: the page table is stored using pages too!


May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.79

# PAGE DIRECTORY INDEX

- Now, let's split the page table into two:
  - 8 bit VPN to map 256 pages
  - 4 bits for page directory index (PDI 1st level page table)
  - 6 bits offset into 64-byte page



May 25, 2021


TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

Slides by Wes J. Lloyd

### **PAGE TABLE INDEX**

- 4 bits <u>page directory index</u> (PDI 1<sup>st</sup> level)
- 4 bits page table index (PTI 2<sup>nd</sup> level)



- To dereference one 64-byte memory page,
  - We need one page directory entry (PDE)
  - One page table Index (PTI) can address 16 pages

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.81

#### **EXAMPLE - 3**

- For this example, how much space is required to store as a single-level page table with any number of PTEs?
- 16KB address space, 64 byte pages
- 256 page frames, 4 byte page size
- 1,024 bytes required (single level)
- How much space is required for a two-level page table with only 4 page table entries (PTEs)?
- Page directory = 16 entries x 4 bytes (1 x 64 byte page)
- Page table = 4 entries x 4 bytes (1 x 64 byte page)
- 128 bytes required (2 x 64 byte pages)
  - Savings = using just 12.5% the space !!!

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

### 32-BIT EXAMPLE

- Consider: 32-bit address space, 4KB pages, 2<sup>20</sup> pages
- Only 4 mapped pages
- Single level: 4 MB (we've done this before)
- Two level: (old VPN was 20 bits, split in half)
- Page directory = 2<sup>10</sup> entries x 4 bytes = 1 x 4 KB page
- Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
- 8KB (8,192 bytes) required
- Savings = using just .78 % the space !!!
- 100 sparse processes now require < 1MB for page tables

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.83


# OBJECTIVES - 5/25


- Questions from 5/25
- Assignment 2
- Activity Memory Segmentation (available in Canvas)
- Tutorial 2 Pthread, locks, conditions tutorial
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
  - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
  - Smaller Tables, Multi-level Page Tables, N-level Page Tables


May 25, 2021


TCSS422: Operating Systems [Spring 2021]


School of Engineering and Technology, University of Washington - Tacoma














# **ADDRESS TRANSLATION CODE**

```
// 5-level Linux page table address lookup
//
// Inputs:
// mm_struct - process's memory map struct
// vpage - virtual page address

// Define page struct pointers
pgd_t *pgd;
p4d_t *p4d;
pud_t *pud;
pmd_t *pud;
pmd_t *pmt;
pte_t *pte;
struct page *page;

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma
```

### **ADDRESS TRANSLATION - 2**

```
pgd_offset():
                                              Takes a vpage address and the mm_struct
pgd = pgd_offset(mm, vpage);
if (pgd_none(*pgd) || pgd_bad(*pgd))
                                             for the process, returns the PGD entry that
     return 0;
                                              covers the requested address...
p4d = p4d_offset(pgd, vpage);
                                                 p4d/pud/pmd_offset():
if (p4d_none(*p4d) || p4d_bad(*p4d))
                                                 Takes a vpage address and the
     return 0;
                                                 pgd/p4d/pud entry and returns the
pud = pud offset(p4d, vpage);
                                                 relevant p4d/pud/pmd.
if (pud_none(*pud) || pud_bad(*pud))
    return 0;
pmd = pmd offset(pud, vpage);
if (pmd_none(*pmd) || pmd_bad(*pmd))
     return 0;
if (!(pte = pte_offset_map(pmd, vpage)))
    return 0;
                                                  pte_unmap()
if (!(page = pte_page(*pte)))
                                                  release temporary kernel mapping
    return 0;
                                                  for the page table entry
physical_page_addr = page_to_phys(page)
pte unmap(pte);
return physical_page_addr; // param to send back
                    TCSS422: Operating Systems [Spring 2021]
     May 25, 2021
                                                                        L16.92
                    School of Engineering and Technology, University of Washington - Tacoma
```

#### **INVERTED PAGE TABLES**



- Keep a single page table for each physical page of memory
- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM
- Page table stores
  - Which process uses each page
  - Which process virtual page (from process virtual address space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2<sup>20</sup> pages
- Hash table: can index memory and speed lookups

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.93

### **MULTI-LEVEL PAGE TABLE EXAMPLE**

- Consider a 16 MB computer which indexes memory using 4KB pages
- (#1) For a single level page table, how many pages are required to index memory?
- (#2) How many bits are required for the VPN?
- (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required?
- (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry?

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

# **MULTI LEVEL PAGE TABLE EXAMPLE - 2**

- (#5) How many bytes (or KB) are required for a single level page table?
- Let's assume a simple HelloWorld.c program.
- HelloWorld.c requires virtual address translation for 4 pages:
  - 1 code page

1 - stack page

1 - heap page

1 - data segment page

- (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)?
- (#7) How many bits are required for the Page Table Index (PTI)?

May 25, 2021

TCSS422: Operating Systems [Spring 2021]
School of Engineering and Technology, University of Washington - Tacoma

L16.95

### **MULTI LEVEL PAGE TABLE EXAMPLE - 3**

- Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes:
  - 6 bits for the Page Directory Index (PDI)
  - 6 bits for the Page Table Index (PTI)
  - 12 offset bits
  - 8 status bits
- (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages?
- HINT: we need to allocate one Page Directory and one Page Table...
- HINT: how many entries are in the PD and PT

May 25, 2021

TCSS422: Operating Systems [Spring 2021]

School of Engineering and Technology, University of Washington - Tacoma

### **MULTI LEVEL PAGE TABLE EXAMPLE - 4**

- (#9) Using a single page directory entry (PDE) pointing to a single page table (PT), if all of the slots of the page table (PT) are in use, what is the total amount of memory a two-level page table scheme can address?
- (#10) And finally, for this example, as a percentage (%), how much memory does the 2-level page table scheme consume compared to the 1-level scheme?
- HINT: two-level memory use / one-level memory use

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.97

### **ANSWERS**

- **#1** 4096 pages
- #2 12 bits
- #3 12 bits
- #4 4 bytes
- $\blacksquare$  #5 4096 x 4 = 16,384 bytes (16KB)
- #6 6 bits
- #7 6 bits
- #8 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes
- #9 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB)
- #10-512/16384 = .03125  $\rightarrow$  3.125%

May 25, 2021

TCSS422: Operating Systems [Spring 2021] School of Engineering and Technology, University of Washington - Tacoma

