



TCSS 422 - Online Daily Feedback Survey - 4/1 Quiz Instructions L17.4



FEEDBACK I have trouble understanding the math with byte sizes. >>> It is good to review charts and patterns: ■ 8 bits = 1 byte ■ 16 bits = 2 bytes ■ 32 bits = 4 bytes ■ 64 bits = 8 bytes ■ 1,024 bytes = 1 kilobyte (2^10) ■ 1,024 kilobytes = 1 megabyte (2^20) ■ 1,024 megabytes = 1 gigabyte (2^30) ■ 1,024 gigabytes = 1 terabyte (2^40) ■ 1,024 terrabytes = 1 petabyte (2^50) December 7, 2021 TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma L17.6

6



8.589.934.592 2⁴⁹ 562,949,953,421,312 262,144 17,179,869,184 1,125,899,906,842,624 524.28 34,359,738,368 2,251,799,813,685,248 4.503.599.627.370.496 1.048.576 68.719.476.736 2⁵ 32 2⁵³ 137,438,953,472 9,007,199,254,740,992 4,194,304 238 274,877,906,944 18 014 398 509 481 984 549,755,813,888 36,028,797,018,963,968 128 8,388,608 16,777,216 1.099.511.627.776 72,057,594,037,927,936 144,115,188,075,855,872 512 33,554,432 2,199,023,255,552 67,108,864 4,398,046,511,104 288,230,376,151,711,744 2.048 134.217.728 8,796,093,022,208 576.460,752,303,423,488 268,435,456 1,152,921,504,606,846,976 17,592,186,044,416 8.192 536.870.912 35 184 372 088 832 2 305 843 000 213 603 053 70,368,744,177,664 4,611,686,018,427,387,904 16,384 1.073.741.824 2¹⁵ 32,768 2,147,483,648 140,737,488,355,328 9,223,372,036,854,775,808 216 65,536 281,474,976,710,656 4.294.967.296 2⁶⁴ 18,446,744,073,709,551,616

8

10

12

How many bits are required to index the following amounts of memory? 1. 1,024 bytes = 1 kilobyte (2^10) 2. 1,024 kilobytes = 1 megabyte (2^20) 3. 1,024 megabytes = 1 gigabyte (2^30) 4. 1,024 gigabytes = 1 terabyte (2^40) 5. 1,024 terrabytes = 1 petabyte (2^50)	FEEDBACK - 3	
	memory? 1. 1,024 bytes 2. 1,024 kiloby 3. 1,024 megal 4. 1,024 gigaby	= 1 kilobyte (2^10) tes = 1 megabyte (2^20) bytes = 1 gigabyte (2^30) tes = 1 terabyte (2^40)
December 7, 2021 TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma L17.9	December 7, 2021	

FEEDBACK - 4

With paging, we divide an address space in fixed sized pieces (known as the page size)

Assuming a computer indexes memory using 1 kilobyte memory pages

How many unique pages are required to manage/index memory?

1 kilobyte (2^10) of memory
1 page
1 megabyte (2^20) of memory
1024 pages (2^10)

1 gigabyte (2^30) of memory
1,048.576 pages (2^20)


1 terabyte (2^40) of memory
1,073.741.824 pages (2^30)


1 petabyte (2^50) of memory
1,099.511.627,776 pages (2^40)


9

FEEDBACK - 5 Assignment 2 Questions: In chapter 30, the book mentioned the two broken solutions about using a single condition variable. They recommended using two conditional variable locks in order to fix the problem. Yes with the book there is an empty and fill signal for the bounded buffer when working with multiple producers and multiple But on Thursday, you mentioned that it is not necessary to add more locks (conditions??) but it's up to us to decide I wonder why it's not necessary and if there's any big difference. For each shared bounded buffer in assignment 2, there is only one producer thread and one consumer thread Assignment 2 instead has many unique bounded buffer instances TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021

FEEDBACK - 6 Is there more information on "pagemon"? I'm still a little bit confused about what it does and why it is useful. Pagemon is an interactive tool for browsing memory of a process Are there different ways that we can test/identify for deadlock besides looking at the code? Try running the program with small bounded buffer sizes Try running the program to generate a large number of primes Try running the program with minimal to no output to the screen Try running the program with no sleep or wait statements Try running the program using as many CPU cores as possible on the virtual machine • The fewer the cores, the fewer the synchronization issues 1 core hides deadlock altogether 8 cores is better for testing than 4, than 2, etc. TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.12







ASSIGNMENT 3:
INTRODUCTION TO LINUX KERNEL MODULES

Assignment 3 provides an introduction to kernel programming by demonstrating how to create a Linux Kernel Module

Kernel modules are commonly used to write device drivers and can access protected operating system data structures


For example: Linux task_struct process data structure

Assignment 3 is scored in the Quizzes / Activities / Tutorials category

Lowest two grades in this category are dropped


16

15



FINAL EXAM - DEC 14TH ■ Tuesday December 14 from 1:30 to 3:30 pm Final (100 points) SHORT: similar number of questions as the midterm 2-hours • Focus on new content - since the midterm (~70% new, 30% before) Final Exam Review - Complete Memory Segmentation Activity Complete Quiz 4 Practice Final Exam Questions – 2nd hour of Dec 9th class session Individual work 2 pages of notes (any sized paper), double sided Basic calculators allowed NO smartphones, laptop, book, Internet, group wowkr TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.18

18




OBJECTIVES - 12/7 ■ Questions from 12/2 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - Dec 6 (Closing Dec 10) Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17 Final exam - Dec 14 Quiz 4 - Page Tables - Due Dec 13 Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies L17.20

20

22


24

19



LINEAR PAGE TABLES Consider array-based page tables: Each process has its own page table 32-bit process address space (up to 4GB) With 4 KB pages 20 bits for VPN • 12 bits for the page offset December 7, 2021 L17.22


21



LINEAR PAGE TABLES - 2 ■ Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page ■ Page table size 4MB / process Page tables are too big and consume too much memory. Need Solutions ... Consider 100+ OS processes Requires 400+ MB of RAM to store process information December 7, 2021 L17.24


Slides by Wes J. Lloyd

L17.4




PAGING: USE LARGER PAGES ■ <u>Larger pages</u> = 16KB = 2¹⁴ ■ 32-bit address space: 232 ■ 2¹⁸ = 262,144 pages $\frac{2^{32}}{2^{14}} * 4 = 1MB$ per page table ■ Memory requirement cut to 1/4 However pages are huge ■ Internal fragmentation results ■ 16KB page(s) allocated for small programs with only a few variables December 7, 2021 L17.26

26




PAGE TABLES: WASTED SPACE ■ Process: 16KB Address Space w/ 1KB pages Page Table PFN valid prot present dirty Most of the page table is unused and full of wasted space. (73%) A Page Table For 16KB Address Space December 7, 2021 L17.28


28





MULTI-LEVEL PAGE TABLES Consider a page table: 32-bit addressing, 4KB pages ■ 2²⁰ page table entries Even if memory is sparsely populated the per process page Page table size = $\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$ Often most of the 4MB per process page table is empty ■ Page table must be placed in 4MB contiguous block of RAM **MUST SAVE MEMORY!** TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.30


30




















39

WE WILL RETURN AT 2:48PM


EXAMPLE - 3 For this example, how much space is required to store as a single-level page table with any number of PTEs? ■ 16KB address space, 64 byte pages 256 page frames, 4 byte page table entry size ■ 1,024 bytes required (single level) How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)? Page directory = 16 entries x 4 bytes (1 x 64 byte page) Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page) 128 bytes required (2 x 64 byte pages) Savings = using just 12.5% the space !!! December 7, 2021 L17.40


40


42


32-BIT EXAMPLE Consider: 32-bit address space, 4GB computer, 4KB pages, 220 pages ■ HelloWorld.c with only 4 mapped pages (code,stack,heap,data) **PAGE TABLE SIZE REQUIREMENTS:** ■ Single level: 4 MB (we've done this before) ■ Two level: (split VPN in half, original was 20 bits) How much space is required for the 2-level page table?? December 7, 2021 L17.41 41


Multi-level page table sketch (4GB computer, 4KB pages) 226/2 -> 2 10 entries PD CODE STACK 1024 × 4bytes 1024x 4 bytes 4096 bytes + 4096 bytes 8192 bytes
















47 48





```
ADDRESS TRANSLATION CODE
// 5-level Linux page table address lookup
// Inputs:
// mm_struct - process's memory map struct
// vpage - virtual page address
// Define page struct pointers
pgd_t *pgd;
p4d_t *p4d;
pud t *pud;
pmd_t *pmt;
pte_t *pte;
struct page *page;
             TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, Un
  December 7, 2021
                                                        L17.51
```

ADDRESS TRANSLATION - 2 = pgd_offset(mm, vpage); if (pgd none (*pgd) || pgd bad (*pgd)) for the process, returns the PGD entry that return 0;
p4d = p4d_offset(pgd, vpage);
if (p4d_none(*p4d) || p4d_bad(*p4d)) covers the requested address... p4d/pud/pmd_offset(): Takes a vpage address and the pgd/p4d/pud entry and returns the relevant p4d/pud/pmd. return 0;

pud = pud_offset(p4d, vpage);

if (pud_none(*pud) || pud_bad(*pud))

return 0;

pud = pmd_offset(pud, vpage);

if (pmd_none(*pmd) || pmd_bad(*pmd))

return 0;

if (!(pte = pte_offset_map(pmd, vpage)))

return 0;

if (!(none_trees)) pte_unmap() if (!(page = pte_page(*pte)))
 return 0; , porary kernel mapping physical page_addr = page_to_phys(page) release temporary kerns for the page table entry pte unman(pte). pte_unmap(pte);
return physical_page_addr; // param to send back TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.52

52

54


51

```
INVERTED PAGE TABLES

    Keep a single page table for each physical page of memory


    Consider 4GB physical memory
    Using 4KB pages, page table requires 4MB to map all of RAM
    Page table stores
      • Which process uses each page
       Which process virtual page (from process virtual address
        space) maps to the physical page
    All processes share the same page table for memory mapping,
      kernel must isolate all use of the shared structure
    ■ Finding process memory pages requires search of 2<sup>20</sup> pages
    Hash table: can index memory and speed lookups
      December 7, 2021 TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma
                                                                      L17.53
53
```

MULTI-LEVEL PAGE TABLE EXAMPLE Consider a 16 MB computer which indexes memory using 4KB 224 / 212 pages ■ (#1) For a single level page table, how many pages are required to index memory? 2¹² 4096 • (#2) How many bits are required for the VPN? 12 • (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required? \? • (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry? Thytes TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.54




MULTI LEVEL PAGE TABLE EXAMPLE - 3 Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes: • 6 bits for the Page Directory Index (PDI) • 6 bits for the Page Table Index (PTI) • 12 offset bits 8 status bits • (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages? 256 + 256 = 512 bytes ■ HDT: we read to allocate one Page Directory and one Page Táble... ■ HINT: how many entries are in the PD and PT 4 bytes/entry


56




ANSWERS ■ #1 - 4096 pages #2 - 12 bits #3 - 12 hits #4 - 4 bytes #5 - 4096 x 4 = 16,384 bytes (16KB) #6 - 6 bits #7 - 6 bits #8 - 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes #9 - 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB) ■ #10- 512/16384 = .03125 → 3.125% TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.58


58






59 60









OBJECTIVES - 12/7 ■ Questions from 12/2 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - Dec 6 (Closing Dec 10) Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17 Final exam - Dec 14 Quiz 4 - Page Tables - Due Dec 13 Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms
 Swapping Policies December 7, 2021 L17.64

64



SWAP SPACE - 2 The size of the swap space can be seen using the Linux free command: "free -h" buff/cache 4.4G available 17G With sufficient disk space, a common allocation is to create Swap space greater than or equal to physical RAM TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.66


65 66




PAGE LOCATION ■ Memory pages are: Stored in memory Swapped to disk ■ Present bit In the page table entry (PTE) indicates if page is present ■ Page fault • Memory page is accessed, but has been swapped to disk December 7, 2021 L17.68


68

70





PAGE REPLACEMENTS Page daemon Background threads which monitors swapped pages Low watermark (LW) Threshold for when to swap pages to disk Daemon checks: free pages < LW</p> Begin swapping to disk until reaching the highwater mark High watermark (HW) Target threshold of free memory pages Daemon free until: free pages >= HW L17.70







Slides by Wes J. Lloyd










73




Consider a 3-element cache. With a FIFO replacement policy, how many hits occur with the following page access sequence:


12013120213

2 hits
3 hits
4 hits
5 hits
6 hits

December 7, 9026u presention between the place of presenting systems [Fall 2021]

77 78





 WORKLOAD EXAMPLES: SEQUENTIAL

Looping sequential workload
Refer to 50 pages in sequence: 0, 1, ..., 49
Repeat loop

The Looping-Sequential Workload

Random performs better than FIFO and LRU for cache sizes < 50

Algorithms should provide "scan resistance"

TCSM22: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma

81

With small cache sizes, for the looping sequential workload, why do FIFO and LRU fail to provide cache hits?

Cache hits in this scenario require consideration of how frequently accessed memory is for cache replacement.

Memory accesses are unpredictable and too random. Unpredictable and too random. Unpredictable accesses require a random cache replacement policy for cache hits.

Memory accesses to elements that are accessed repeatedly are too spread apart temporally to Denetif from caching.

Unlike Random cache replacement, both FIFO and LRU fail to speculate memory accesses in advance to improve caching.

None of the above

IMPLEMENTING LRU

Implementing last recently used (LRU) requires tracking access time for all system memory pages

Times can be tracked with a list
For cache eviction, we must scan an entire list
Consider: 4GB memory system (2³²),
with 4KB pages (2¹²)


This requires 2²⁰ comparisons !!!


Simplification is needed
Consider how to approximate the oldest page access

| CCSS12: Openiting Systems [Fall 2021] |
School of Engineering and Technology, Urbersily of Washington - Tacoma

84

82





CLOCK ALGORITHM - 2

Consider dirty pages in cache
If DIRTY (modified) bit is FALSE
No cost to evict page from cache

If DIRTY (modified) bit is TRUE
Cache eviction requires updating memory
Contents have changed

Clock algorithm should favor no cost eviction

WHEN TO LOAD PAGES

■ On demand → demand paging

■ Prefetching

■ Preload pages based on anticipated demand

■ Prediction based on locality

■ Access page P, suggest page P+1 may be used

■ What other techniques might help anticipate required memory pages?

■ Prediction models, historical analysis

■ In general: accuracy vs. effort tradeoff

■ High analysis techniques struggle to respond in real time

| December 7, 2021 | CSS\$22. Opening Systems [fell 2021] | CSS\$22. Opening Systems

87

Page swaps / writes
Group/cluster pages together
Collect pending writes, perform as batch
Grouping disk writes helps amortize latency costs

Thrashing
Occurs when system runs many memory intensive processes and is low in memory
Everything is constantly swapped to-and-from disk


TCS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma


OTHER SWAPPING POLICIES - 2

Working sets
Groups of related processes
When thrashing: prevent one or more working set(s) from running
Temporarily reduces memory burden
Allows some processes to run, reduces thrashing

90

88





J <u>T</u>