


**FEEDBACK** I have trouble understanding the math with byte sizes. >>> It is good to review charts and patterns: ■ 8 bits = 1 byte ■ 16 bits = 2 bytes ■ 32 bits = 4 bytes ■ 64 bits = 8 bytes ■ 1,024 bytes = 1 kilobyte (2^10) ■ 1,024 kilobytes = 1 megabyte (2^20) ■ 1,024 megabytes = 1 gigabyte (2^30) ■ 1,024 gigabytes = 1 terabyte (2^40) ■ 1,024 terrabytes = 1 petabyte (2^50) December 7, 2021 TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma L17.6

6

Slides by Wes J. Lloyd



8.589.934.592 2<sup>49</sup> 562,949,953,421,312 262,144 17,179,869,184 1,125,899,906,842,624 524.28 34,359,738,368 2,251,799,813,685,248 4.503.599.627.370.496 1.048.576 68,719,476,736 2<sup>5</sup> 32 2<sup>53</sup> 137,438,953,472 9,007,199,254,740,992 4,194,304 238 274,877,906,944 18 014 398 509 481 984 549,755,813,888 36,028,797,018,963,968 128 8,388,608 16,777,216 1.099.511.627.776 72,057,594,037,927,936 144,115,188,075,855,872 512 33,554,432 2,199,023,255,552 67,108,864 4,398,046,511,104 288,230,376,151,711,744 2.048 134.217.728 8,796,093,022,208 576.460,752,303,423,488 268,435,456 1,152,921,504,606,846,976 17,592,186,044,416 8.192 536.870.912 35 184 372 088 832 2 305 843 000 213 603 053 70,368,744,177,664 4,611,686,018,427,387,904 16,384 1.073.741.824 2<sup>15</sup> 32,768 2,147,483,648 140,737,488,355,328 9,223,372,036,854,775,808 216 65,536 281,474,976,710,656 4.294.967.296 2<sup>64</sup> 18,446,744,073,709,551,616

8

10

12

FEEDBACK - 3	
memory? 1. 1,024 byte 2. 1,024 kilo 3. 1,024 meg 4. 1,024 giga	olts are required to index the following amounts of  s = 1 kilobyte (2^10)  bytes = 1 megabyte (2^20)  abytes = 1 gigabyte (2^30)  bytes = 1 terabyte (2^40)  bytes = 1 petabyte (2^50)
December 7, 2021	TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

FEEDBACK - 4

With paging, we divide an address space in fixed sized pieces (known as the page size)
Assuming a computer indexes memory using 1 kilobyte memory pages
How many unique pages are required to manage/index memory?
I kilobyte (2^10) of memory
1 page
1 megabyte (2^20) of memory
1024 pages (2^10)
I gigabyte (2^30) of memory
1,048,576 pages (2^20)
I terabyte (2^40) of memory
1,073,741,824 pages (2^30)
I petabyte (2^50) of memory
1,099,511,627,776 pages (2^40)


TESSIZE Operating Systems [fell 2021]
School of Engineering and Technology, University of Washington - Tacoms

9

**FEEDBACK - 5** Assignment 2 Questions: In chapter 30, the book mentioned the two broken solutions about using a single condition variable. They recommended using two conditional variable locks in order to fix the problem. Yes with the book there is an empty and fill signal for the bounded buffer when working with multiple producers and multiple But on Thursday, you mentioned that it is not necessary to add more locks (conditions??) but it's up to us to decide I wonder why it's not necessary and if there's any big difference. For each shared bounded buffer in assignment 2, there is only one producer thread and one consumer thread Assignment 2 instead has many unique bounded buffer instances TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021

FEEDBACK - 6 Is there more information on "pagemon"? I'm still a little bit confused about what it does and why it is useful. Pagemon is an interactive tool for browsing memory of a process Are there different ways that we can test/identify for deadlock besides looking at the code? Try running the program with small bounded buffer sizes Try running the program to generate a large number of primes Try running the program with minimal to no output to the screen Try running the program with no sleep or wait statements Try running the program using as many CPU cores as possible on the virtual machine • The fewer the cores, the fewer the synchronization issues 1 core hides deadlock altogether 8 cores is better for testing than 4, than 2, etc. TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.12

11




**OBJECTIVES - 12/7** ■ Questions from 12/2 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 – Dec 6 (Closing Dec 10) Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17 ■ Final exam - Dec 14 Quiz 4 - Page Tables - Due Dec 13 Chapter 20: Paging: Smaller Tables • Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies December 7, 2021 L17.14

14

16

18

13




**ASSIGNMENT 3:** INTRODUCTION TO LINUX KERNEL MODULES Assignment 3 provides an introduction to kernel programming by demonstrating how to create a Linux Kernel Module Kernel modules are commonly used to write device drivers and can access protected operating system data structures For example: Linux task\_struct process data structure Assignment 3 is scored in the Quizzes / Activities / Lowest two grades in this category are dropped December 7, 2021 L17.16

15

**OBJECTIVES - 12/7** Questions from 12/2 ■ Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - Dec 6 (Closing Dec 10) Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17 Final exam - Dec 14 Quiz 4 – Page Tables - Due Dec 13 Chapter 20: Paging: Smaller Tables • Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies December 7, 2021 L17.17 17

FINAL EXAM - DEC 14TH ■ Tuesday December 14 from 1:30 to 3:30 pm Final (100 points) SHORT: similar number of questions as the midterm 2-hours • Focus on new content - since the midterm (~70% new, 30% before) Final Exam Review - Complete Memory Segmentation Activity Complete Quiz 4 Practice Final Exam Questions – 2<sup>nd</sup> hour of Dec 9<sup>th</sup> class session Individual work 2 pages of notes (any sized paper), double sided Basic calculators allowed NO smartphones, laptop, book, Internet, group wowkr TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.18




OBJECTIVES - 12/7 ■ Questions from 12/2 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - Dec 6 (Closing Dec 10) Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17 Final exam - Dec 14 Quiz 4 - Page Tables - Due Dec 13 Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies L17.20

20

22


24

19




**LINEAR PAGE TABLES** Consider array-based page tables: Each process has its own page table 32-bit process address space (up to 4GB) With 4 KB pages 20 bits for VPN • 12 bits for the page offset December 7, 2021 L17.22

21




**LINEAR PAGE TABLES - 2** ■ Page tables stored in RAM Support potential storage of 2<sup>20</sup> translations = 1,048,576 pages per process @ 4 bytes/page ■ Page table size 4MB / process Page tables are too big and consume too much memory. **Need Solutions ...** Consider 100+ OS processes Requires 400+ MB of RAM to store process information December 7, 2021 L17.24

Slides by Wes J. Lloyd




**PAGING: USE LARGER PAGES** ■ <u>Larger pages</u> = 16KB = 2<sup>14</sup> ■ 32-bit address space: 232 ■ 2<sup>18</sup> = 262,144 pages  $\frac{2^{32}}{2^{14}} * 4 = 1MB$  per page table ■ Memory requirement cut to 1/4 However pages are huge ■ Internal fragmentation results ■ 16KB page(s) allocated for small programs with only a few variables December 7, 2021 L17.26

26




PAGE TABLES: WASTED SPACE ■ Process: 16KB Address Space w/ 1KB pages Page Table PFN valid prot present dirty Most of the page table is unused and full of wasted space. (73%) A Page Table For 16KB Address Space December 7, 2021 L17.28


28



**MULTI-LEVEL PAGE TABLES** ■ Consider a page table: 32-bit addressing, 4KB pages ■ 2<sup>20</sup> page table entries Even if memory is sparsely populated the per process page Page table size =  $\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$ Often most of the 4MB per process page table is empty ■ Page table must be placed in 4MB contiguous block of RAM **MUST SAVE MEMORY!** TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.30

29 30






MULTI-LEVEL PAGE TABLES - 3

 Advantages
 Only allocates page table space in proportion to the address space actually used
 Can easily grab next free page to expand page table

 Disadvantages
 Multi-level page tables are an example of a time-space tradeoff
 Sacrifice address translation time (now 2-level) for space
 Complexity: multi-level schemes are more complex

 TCSS422: Operating Systems [Fall 2021]
 School of Engineering and Technology, University of Washington - Tacoma

 117.33



33

EXAMPLE - 2

256 total page table entries (64 bytes each)

1,024 bytes page table size, stored using 64-byte pages = (1024/64) = 16 page directory entries (PDEs)


Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups

16 page directory entries (PDE) x 16 page table entries (PTE) = 256 total PTEs


Key Idea: the page table is stored using pages too!

December 7, 2021

17.55422: Operating Systems [Pail 2021] School of Engineering and Technology, University of Washington - Tacoma




35 36



Multi-level page table sketch

37 38



For this example, how much space is required to store as a <u>single-level</u> page table with any number of PTEs?

16KB address space, 64 byte pages, 256 page frames, 4 byte page size

Storage requirement: bytes required (single level)

40

9

How much space is required for a <a href="mailto:two:level">two-level</a> page table with only 4 page table entries (PTEs)? (one page each for code segment, stack segment, heap segment, data segment) 16KB address space, 64 byte pages, 256 page frames, 4 byte page size

Page directory = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)
Store requirement = 128 bytes required (2 x 64 byte pages)
Savings =

Consider: 32-bit address space, 4KB pages, 2<sup>20</sup> pages
Only 4 mapped pages

Single level: 4 MB (we've done this before)


Two level: (old VPN was 20 bits, split in half)
Page directory = 2<sup>10</sup> entries x 4 bytes = 1 x 4 KB page
Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
KB (8,192 bytes) required
Savings = using just .78 % the space !!!


100 sparse processes now require < 1MB for page tables


December 7, 2021


TCSS42: Operating Systems [fall 2021]
School of Engineering and Technology, University of Washington - Tacoma


41 42















47 48



**ADDRESS TRANSLATION - 2** pgd = pgd\_offset(mm, vpage);
if (pgd\_none(\*pgd) || pgd\_bad(\*pgd))
return 0;
p4d = p4d\_offset(pgd, vpage);
if (p4d\_none(\*p4d) || p4d\_bad(\*p4d))

pgd\_offset(pgd, vpage);
if (p4d\_none(\*p4d) || p4d\_bad(\*p4d))

pdd\_pad/pmd\_offset();
Takes a vpage address and the mm\_struct
for the process, returns the PGD entry that
covers the requested address...

pdd\_pud/pmd\_offset();
Takes a vpage address and the p4d/pud/pmd\_offset(): Takes a vpage address and the pgd/p4d/pud entry and returns the return 0 pud = pud\_offset(p4d, vpage);
if (pud\_none(\*pud) || pud\_bad(\*pud)) relevant p4d/pud/pmd. pmd = pmd offset(pud, vpage) pmd = pmd\_offset(pud, vpage);
if (pmd\_none(\*pmd) || pmd\_bad(\*pmd))
 return 0;
if (!(pte = pte\_offset\_map(pmd, vpage)))
 return 0;
if (!(page = pte\_page(\*pte)))
 return 0; pte\_unmap() porary kernel mapping physical\_page\_addr = page\_to\_phys(page)
pte\_unmap(otal): return physical\_page\_addr; // param to send back December 7, 2021 L17.50

50


52

54

49





**INVERTED PAGE TABLES** Keep a single page table for each physical page of memory Consider 4GB physical memory Using 4KB pages, page table requires 4MB to map all of RAM ■ Page table stores Which process uses each page Which process virtual page (from process virtual address space) maps to the physical page All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure ■ Finding process memory pages requires search of 2<sup>20</sup> pages Hash table: can index memory and speed lookups TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma L17.52





**MULTI LEVEL PAGE TABLE EXAMPLE - 2** = (#5) How many bytes (or KB) are required for a single level page table? Let's assume a simple HelloWorld.c program. ■ HelloWorld.c requires virtual address translation for 4 pages: ■ 1 - code page 1 - stack page ■ 1 - heap page 1 - data segment page • (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)? (#7) How many bits are required for the Page Table Index (PTI)? TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 7, 2021 L17.54

Slides by Wes J. Lloyd












J/ J






59 60




**LATENCY TIMES** Design considerations: SSDs 4x the time of DRAM - HDDs 80x the time of DRAM Latency (ns) (µs) L1 cache reference 7 ns 14x L1 cache Mutex lock/unlock 25 ns Main memory reference 100 ns 20x L2 cache, 200x L1 Read 4K randomly from SSD\* 150 μs Read 1 MB sequentially from memor 250,000 ns 250 us 1,000 μs 1 ms ~1GB/sec SSD, 4X memory Read 1 MB sequentially from SSD\* Read 1 MB sequentially from disk 20,000,000 ns 20,000 μs 20 ms 80x memory, 20X SSD Latency numbers every programmer should know
 From: https://gist.github.com/jboner/2841832#file-latency-txt L17.62


62


61






...





65 66




**PAGE FAULT** OS steps in to handle the page fault Loading page from disk requires a free memory page ■ Page-Fault Algorithm PFN = FindFreePhysicalPage() PFN = EvictPage() // run replacement algorith DiskRead(PTE.DiskAddr, pfn) PTE.present = True // set PTE bit to present 5: // reference new loaded page RetryInstruction() // retry instruction December 7, 2021 L17.68 rsity of Washington - Tacoma

68

70

67



OBJECTIVES - 12/7

Questions from 12/2

Memory Segmentation Activity + answers (available in Canvas)

Assignment 2 - Dec 6 (Closing Dec 10)

Assignment 3: (Tutorial) Intro to Linux Kernel Modules - Dec 17

Final exam - Dec 14

Quiz 4 - Page Tables - Due Dec 13

Chapter 20: Paging: Smaller Tables


Smaller Tables, Multi-level Page Tables, N-level Page Tables


Chapter 21/22: Beyond Physical Memory

Swapping Mechanisms


Swapping Policies

TCSS42: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma






71 72




**FIFO REPLACEMENT**  Oueue based Always replace the oldest element at the back of cache ■ Simple to implement Doesn't consider importance... just arrival ordering Consider a 3-element empty cache with the following 0 1 2 0 1 3 0 3 1 2 1 4 hits ■ What is the hit/miss ratio? LRU inc How is FIFO different than LRU? L17.74

74

76





**HISTORY-BASED POLICIES** ■ LRU: Least recently used Always replace page with oldest access time (front) Always move end of cache when element is read again LRU requires constant reorganization of the cache Considers temporal locality (when pg was last accessed) What is the hit/miss ratio? 0 1 2 0 1 3 0 3 1 2 1 6 hits ■ LFU: Least frequently used Always replace page with the fewest # of accesses (front) ■ Incorporates frequency of use - must track pg accesses Consider frequency of page accesses Hit/miss ratio is=6 hits 0 1 2 0 1 3 0 3 1 2 1 December 7, 2021 L17.76



Consider a 3-element cache. With an LRU replacement policy, how many hits occur with the following page access sequence: 12013120213 2 hits 3 hits 4 hits 5 hits 6 hits TCSS422: Operating Systems [Fall 2021]
indexed by the content of t

77 78





 With small cache sizes, for the looping sequential workload, why do FIFO and LRU fail to provide cache hits?

Cache hits in this scenario require consideration of how frequently accessed memory is for cache replacement

Memory accesses are unpredictable and too random. Unpredictable accesses require a random cache replacement policy for cache hits


Memory accesses to elements that are accessed repeatedly are too spread apart temporally to benefit from exching


Unilke Random cache replacement, both FIO and LRU fail to speculate memory accesses in advance to improve caching.

None of the above


81


82





83





WHEN TO LOAD PAGES ■ On demand → demand paging Prefetching Preload pages based on anticipated demand Prediction based on locality Access page P, suggest page P+1 may be used What other techniques might help anticipate required memory pages? Prediction models, historical analysis In general: accuracy vs. effort tradeoff High analysis techniques struggle to respond in real time December 7, 2021

OTHER SWAPPING POLICIES ■ Page swaps / writes Group/cluster pages together Collect pending writes, perform as batch Grouping disk writes helps amortize latency costs Occurs when system runs many memory intensive processes and is low in memory Everything is constantly swapped to-and-from disk December 7, 2021

88

87

**OTHER SWAPPING POLICIES - 2** Working sets Groups of related processes When thrashing: prevent one or more working set(s) from running Temporarily reduces memory burden Allows some processes to run, reduces thrashing December 7, 2021 L17.89 **QUESTIONS** 

89 90

Slides by Wes J. Lloyd