




Τ







MATERIAL / PACE

- Please classify your perspective on material covered in today's class (25 respondents):
- 1-mostly review, 5-equal new/review, 10-mostly new
- Average 6.02 (\downarrow previous 6.29)
- Please rate the pace of today's class:
- 1-slow, 5-just right, 10-fast
- Average 5.46 (\downarrow previous 5.67)

December 2, 2021

TCSS422: Computer Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma

FEEDBACK

- Requesting more time on assignment 2, if possible.
- This is unrelated, but I was hoping if an extension can be granted for assignment 2
- This is unrelated, but I was hoping if an extension can be granted for assignment 2 due to conflicts with assignments from other classes
- Can we get extensions on the quiz and assignment 2 due to this week? A lot of us have been busy with other classes and could use the time to turn in a sufficient enough product. Thank you!

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.6

OBJECTIVES – 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables

7

OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables

OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables

School of Engineering and Technology, University of Washington - Tacoma

TCSS422: Operating Systems [Fall 2021]

9

December 2, 2021

OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables

OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB)

11

December 2, 2021


OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables


Smaller Tables, Multi-level Page Tables, N-level Page Tables


School of Engineering and Technology, University of Washington - Tacoma


TCSS422: Operating Systems [Fall 2021]


TLB Algorithm, Hit-to-Miss Ratios
 Chapter 20: Paging: Smaller Tables














PAGING SYSTEM EXAMPLE

- Consider a 4GB Computer:
- With a 4096-byte page size (4KB)
- How many pages would fit in physical memory?
- Now consider a page table:
- For the page table entry, how many bits are required for the
- If we assume the use of 4-byte (32 bit) page table entries, how many bits are available for status bits?
- How much space does this page table require? # of page table entries x size of page table entry
- How many page tables (for user processes) would fill the entire 4GB of memory?

December 2, 2021

TCSS422: Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma


19


OBJECTIVES - 12/2


- Questions from 11/30
- Assignment 2 Dec 3
- Quiz 3 Synchronized Array Dec 2
- Tutorial 2 Pthread, locks, conditions tutorial Nov 30
- Assignment 3 (as a Tutorial) Dec 17
- Quiz 4 Page Tables Dec 13
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables


December 2, 2021


TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma























```
TLB BASIC ALGORITHM - 2
   11:
          else{ //TLB Miss
   12:
               PTEAddr = PTBR + (VPN * sizeof(PTE))
   13:
               PTE = AccessMemory(PTEAddr)
   14:
                (...) // Check for, and raise exceptions...
   15:
   16:
               TLB_Insert( VPN , PTE.PFN , PTE.ProtectBits)
   17:
               RetryInstruction()
   18:
   19:}
                    Retry the instruction... (requery the TLB)
                    TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma
December 2, 2021
                                                                                      L16.30
```

TLB - ADDRESS TRANSLATION CACHE

- Key detail:
- For a TLB miss, we first access the page table in RAM to populate the TLB... we then requery the TLB
- All address translations go through the TLB

December 2, 2021

TCSS422: Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma

31

OBJECTIVES - 12/2


- Questions from 11/30
- Assignment 2 Dec 3
- Quiz 3 Synchronized Array Dec 2
- Tutorial 2 Pthread, locks, conditions tutorial Nov 30
- Assignment 3 (as a Tutorial) Dec 17
- Quiz 4 Page Tables Dec 13
- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables


December 2, 2021


TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma


OBJECTIVES - 5/25 Questions from 5/25 Assignment 2 Activity - Memory Segmentation (available in Canvas) Tutorial 2 - Pthread, locks, conditions tutorial Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables


33

















LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page table size =
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$$

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

December 2, 2021

TCSS422: Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma

LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page tables are too big and consume too much memory.

Need Solutions ...

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

December 2, 2021

TCSS422: Operating Systems [Fall 2021]
School of Engineering and Technology, University of Washington - Tacoma

42

L16.42

OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13

- Chapter 18: Introduction to Paging
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

43

PAGING: USE LARGER PAGES

- Larger pages = 16KB = 2¹⁴
- 32-bit address space: 2³²
- $2^{18} = 262,144$ pages

 $\frac{2}{2^{14}} * 4 = 1MB$ per page table


- Memory requirement cut to 1/4
- However pages are huge
- Internal fragmentation results
- 16KB page(s) allocated for small programs with only a few variables


December 2, 2021

TCSS422: Operating Systems [Fall 2021]


School of Engineering and Technology, University of Washington - Tacoma

L16.44













■ Consider a page table: ■ 32-bit addressing, 4KB pages ■ 2²⁰ page table entries ■ Even if memory is sparsely populated the per process page table requires: ■ Page table size = $\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$ ■ Often most of the 4MB per process page table is empty ■ Page table must be placed in 4MB contiguous block of RAM ■ MUST SAVE MEMORY! | December 2, 2021 | TCSS422: Operating Systems [Fall 2021] | School of Engineering and Technology, University of Washington - Tacoma

49











EXAMPLE - 2 256 total page table entries (64 bytes each) 1,024 bytes page table size, stored using 64-byte pages = (1024/64) = 16 page directory entries (PDEs) Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups 16 page directory entries (PDE) x 16 page table entries (PTE) = 256 total PTEs Key idea: the page table is stored using pages too! December 2, 2021 TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma





EXAMPLE - 3

- For this example, how much space is required to store as a single-level page table with any number of PTEs?
- 16KB address space, 64 byte pages
- 256 page frames, 4 byte page size
- 1,024 bytes required (single level)
- How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)?
- Page directory = 16 entries x 4 bytes (1 x 64 byte page)
- Page table = 4 entries x 4 bytes (1 x 64 byte page)
- 128 bytes required (2 x 64 byte pages)
 - Savings = using just 12.5% the space !!!

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

57

32-BIT EXAMPLE

- Consider: 32-bit address space, 4KB pages, 2²⁰ pages
- Only 4 mapped pages
- Single level: 4 MB (we've done this before)
- Two level: (old VPN was 20 bits, split in half)
- Page directory = 2¹⁰ entries x 4 bytes = 1 x 4 KB page
- Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
- 8KB (8,192 bytes) required
- Savings = using just .78 % the space !!!
- 100 sparse processes now require < 1MB for page tables


December 2, 2021


TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma


116 58


OBJECTIVES - 12/2 Questions from 11/30 Assignment 2 - Dec 3 Quiz 3 - Synchronized Array - Dec 2 Tutorial 2 - Pthread, locks, conditions tutorial - Nov 30 Assignment 3 (as a Tutorial) - Dec 17 Quiz 4 - Page Tables - Dec 13 Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables


59














ADDRESS TRANSLATION CODE // 5-level Linux page table address lookup // // Inputs: // mm_struct - process's memory map struct // vpage - virtual page address // Define page struct pointers pgd_t *pgd; p4d_t *p4d; pud_t *pud; pmd_t *pud; pmd_t *pmt; pte_t *pte; struct page *page; December 2, 2021 TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

ADDRESS TRANSLATION - 2 pgd_offset(): pgd = pgd offset(mm, vpage); Takes a vpage address and the mm_struct if (pgd_none(*pgd) || pgd_bad(*pgd)) for the process, returns the PGD entry that return 0; covers the requested address... p4d = p4d_offset(pgd, vpage); p4d/pud/pmd_offset(): if (p4d_none(*p4d) || p4d_bad(*p4d)) Takes a vpage address and the return 0; pgd/p4d/pud entry and returns the pud = pud offset(p4d, vpage); relevant p4d/pud/pmd. if (pud none(*pud) || pud bad(*pud)) return 0; pmd = pmd offset(pud, vpage); if (pmd none(*pmd) || pmd bad(*pmd)) return 0; if (!(pte = pte_offset_map(pmd, vpage))) return 0; pte_unmap() if (!(page = pte_page(*pte))) release temporary kernel mapping return 0; for the page table entry physical page addr = page to phys(page) pte unmap(pte); return physical_page_addr; // param to send back TCSS422: Operating Systems [Fall 2021] L16.67 December 2, 2021 School of Engineering and Technology, University of Washington - Tacoma

67

INVERTED PAGE TABLES



- Keep a single page table for each physical page of memory
- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM
- Page table stores

December 2, 2021

- Which process uses each page
- Which process virtual page (from process virtual address space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2²⁰ pages
- Hash table: can index memory and speed lookups

TCSS422: Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma

L16.68

MULTI-LEVEL PAGE TABLE EXAMPLE

- Consider a 16 MB computer which indexes memory using 4KB pages
- (#1) For a single level page table, how many pages are required to index memory?
- (#2) How many bits are required for the VPN?
- (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required?
- (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry?

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

69

MULTI LEVEL PAGE TABLE EXAMPLE - 2

- (#5) How many bytes (or KB) are required for a single level page table?
- Let's assume a simple HelloWorld.c program.
- HelloWorld.c requires virtual address translation for 4 pages:
 - 1 code page
- 1 stack page
- 1 heap page
- 1 data segment page
- (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)?
- (#7) How many bits are required for the Page Table Index (PTI)?

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

116 70

MULTI LEVEL PAGE TABLE EXAMPLE - 3

- Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes:
 - 6 bits for the Page Directory Index (PDI)
 - 6 bits for the Page Table Index (PTI)
 - 12 offset bits
 - 8 status bits
- (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages?
- HINT: we need to allocate one Page Directory and one Page Table...
- HINT: how many entries are in the PD and PT

December 2, 2021

TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma

L16.71

71

MULTI LEVEL PAGE TABLE EXAMPLE - 4

- (#9) Using a single page directory entry (PDE) pointing to a single page table (PT), if all of the slots of the page table (PT) are in use, what is the total amount of memory a two-level page table scheme can address?
- (#10) And finally, for this example, as a percentage (%), how much memory does the 2-level page table scheme consume compared to the 1-level scheme?
- <u>HINT</u>: two-level memory use / one-level memory use

December 2, 2021

TCSS422: Operating Systems [Fall 2021]

School of Engineering and Technology, University of Washington - Tacoma

116 72

ANSWERS #1 - 4096 pages #2 - 12 bits #3 - 12 bits #4 - 4 bytes - #5 - 4096 x 4 = 16,384 bytes (16KB) ■ #6 - 6 bits ■ #7 - 6 bits ■ #8 - 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes ■ #9 - 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB) ■ #10- 512/16384 = .03125 → 3.125% TCSS422: Operating Systems [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma December 2, 2021

73

