





CLOUD COMPUTING: HOW DID WE GET HERE?









9



11

HYPER-THREADING - 2


How do I use hyper-threading?


- Hyper-threading is automatic
- Modern CPUs expose each physical CPU core as two CPU cores
- cat /proc/cpuinfo command lists individual cores
- Operating system schedules processes & threads to run on a hyper-thread
- On CPUs with hyper-threading, each CPU core has two hyperthreads


L2.10


To the operating system they are seen as full-featured independent CPU cores

October 5, 2021 TCSSS62: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington - Ta













- Big Data requires massive amounts of compute resources
- MAP REDUCE
 Single instruction, multiple data (SIMD)
 Exploit data level parallelism
- Bioinformatics example

October 5, 2021

17









CLOUD COMPUTING:

20







PARALLELISM

- Discovering parallelism and development of parallel algorithms requires considerable effort
- Example: numerical analysis problems, such as solving large systems of linear equations or solving systems of Partial Differential Equations (PDEs), require algorithms based on domain decomposition methods.
- How can problems be split into independent chunks?
- Fine-grained parallelism

24

- Only small bits of code can run in parallel without coordination
- Communication is required to synchronize state across nodes

Coarse-grained parallelism

Large blocks of code can run without coordination		
	TCSSS62: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma	L2.24

PARALLELISM - 2

- Coordination of nodes
- Requires message passing or shared memory
- Debugging parallel <u>message passing</u> code is easier than parallel <u>shared memory</u> code
- Message passing: all of the interactions are clear
 Coordination via specific programming API (MPI)
- Shared memory: interactions can be implicit must read the code!!
- Processing speed is orders of magnitude faster than communication speed (CPU > memory bus speed)
 Avoiding coordination achieves the best speed-up
 October 5, 2021
 State Comparing for Cloud Comparing (1/2) 2021
 State Comparing (1/2) 2021
 Comparing (1/2) 2021
 State Comparing (1/2) 2021
 Comparing (1/2) 202
 Compari


25



TYPES OF PARALLELISM

DESTING: What are the consequences of <u>average</u> (TLP) for solution to run on a computer with a fixed number of CPU cores and hyperthreads. Let's say there are 4 cores, or 8 hyper-threads... **Expect to avoiding waste of computing resources** fixed number of CPU cores and hyperthreads...

27



28



- Little or no effort needed to separate problem into a number of parallel tasks
- MapReduce programming model is an example

TCSSS62: Software Engineering for Cloud Computing [Fall 20 School of Engineering and Technology, University of Washing

October 5, 2021

DATA FLOW ARCHITECTURE

- Alternate architecture used by network routers, digital signal processors, special purpose systems
- Operations performed when input (data) becomes available
- Envisioned to provide much higher parallelism
- Multiple problems has prevented wide-scale adoption
 Efficiently broadcasting data tokens in a massively parallel system
 - Efficiently dispatching instruction tokens in a massively parallel system
 - Building content addressable memory large enough to hold all of the dependencies of a real program

note an or the dependencies of a real program		
	TCSSS62: Software Engineering for Cloud Computing (Fall 2021) School of Engineering and Technology, University of Washington - Tacoma	L2.30

L2.32

DATA FLOW ARCHITECTURE - 2

Architecture not as popular as control-flow

- Modern CPUs emulate data flow architecture for dynamic instruction scheduling since the 1990s
 - Out-of-order execution reduces CPU idle time by not blocking
 - for instructions requiring data by defining execution windows • Execution windows: identify instructions that can be run by
 - data dependency
 - Instructions are completed in data dependency order within execution window
 - Execution window size typically 32 to 200 instructions

ing and Tec

Utility of data flow architectures has been much less than envisioned October 5, 2021

31



- can execute concurrently on different CPU circuitry
- Basic RISC CPU Each instruction has 5 pipeline stages:

TCSS562: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington

- IF instruction fetch
- ID- instruction decode
- **EX** instruction execution
- MEM memory access
- WB write back

October 5, 2021

33

INSTRUCTION LEVEL PARALLELISM - 2

- RISC CPU:
- After 5 clock cycles, all 5 stages of an instruction are loaded
- Starting with 6th clock cycle, one full instruction completes each cycle
- The CPU performs 5 tasks per clock cycle! Fetch, decode, execute, memory read, memory write back
- Pentium 4 (CISC CPU) processing pipeline w/ 35 stages!
- October 5, 2021





- Computations on large words (e.g. 64-bit integer) are performed as a single instruction
- Fewer instructions are required on 64-bit CPUs to process larger operands (A+B) providing dramatic performance improvements
- Processors have evolved: 4-bit, 8-bit, 16-bit, 32-bit, 64-bit

QUESTION: How many instructions are required to add two 64-bit numbers on a 16-bit CPU? (Intel 8088)

- 64-bit MAX int = 9,223,372,036,854,775,807 (signed)
- 16-bit MAX int = 32,767 (signed)
- Intel 8088 limited to 16-bit registers

ware Engineering for Cloud Computing [Fall 2021] ineering and Technology, University of Washington October 5, 2021


32

L2.31

L2.33

L2.35

CPU PIPELINING




34

OBJECTIVES - 10/5


Questions from 9/30

- Cloud Computing How did we get here? (Marinescu Ch. 2 - 1st edition, Ch. 4 - 2nd edition)
- Data, thread-level, task-level parallelism &
- Parallel architectures
- Class Activity 1 Implicit vs Explicit Parallelism
- SIMD architectures, vector processing, multimedia extensions
- Graphics processing units
- Speed-up, Amdahl's Law, Scaled Speedup
- Properties of distributed systems
- Modularity
- Introduction to Cloud Computing loosely based on book #1: **Cloud Computing Concepts, Technology & Architecture** October 5, 2021 L2.36 sity of V School of Engineering and Tec igy, U


L2.38



37



39



 Applies to: Advantages: Disadvantages: 	EXPLICIT PARALLELISM				
	Applies to:				
Disadvantages:	Advantages:				
	Disadvantage	5:			
October 5, 2021 TCSS562: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma	October 5, 2021		L2.40		

40

PARALLELISM QUESTIONS - 2

9. For thread level parallelism (TLP) where a programmer has spent considerable effort to parallelize their code and algorithms, what consequences result when this code is deployed on a virtual machine with too few virtual CPU processing cores? What happens when this code is deployed on a virtual machine with too many virtual CPU processing cores?

ere Engineering for Cloud Computing [Fall 2021]

October 5, 2021

OBJECTIVES - 10/5

Questions from 9/30


- Cloud Computing How did we get here?
 (Marinescu Ch. 2 1st edition, Ch. 4 2nd edition)
- Data, thread-level, task-level parallelism & Parallel architectures
- Class Activity 1 Implicit vs Explicit Parallelism
- SIMD architectures, vector processing, multimedia extensions
 Graphics processing units
- Speed-up, Amdahl's Law, Scaled Speedup
- Properties of distributed systems
- Modularity
- Introduction to Cloud Computing loosely based on book #1: <u>Cloud Computing Concepts, Technology & Architecture</u> <u>October 5, 2021</u>
 <u>CSSSE-Software Engineering for Cloud Computing [Fail 2021]</u> <u>School of Engineering and Technology. University (Vashington - Tacoma</u>
 <u>2.49</u>

43



- Michael Flynn's proposed taxonomy of computer architectures based on concurrent instructions and number of data streams (1966)
- SISD (Single Instruction Single Data)
- SIMD (Single Instruction, Multiple Data)
- MIMD (Multiple Instructions, Multiple Data)
- LESS COMMON: MISD (Multiple Instructions, Single Data)
- Pipeline architectures: functional units perform different operations on the same data
- For fault tolerance, may want to execute same instructions redundantly to detect and mask errors – for task replication October 5, 2021 School of Engineering and Technology. University (Vashington – Tacoma

44





- MIMD (Multiple Instructions, Multiple Data) system with several processors and/or cores that function asynchronously and independently
- At any time, different processors/cores may execute different instructions on different data
- Multi-core CPUs are MIMD
- Processors share memory via interconnection networks
 Hypercube, 2D torus, 3D torus, omega network, other topologies
- MIMD systems have different methods of sharing memory
 - Uniform Memory Access (UMA)
 - Cache Only Memory Access (COMA)
 Non-Uniform Memory Access (NUMA)
 - Non-Uniform Memory Access (NUMA

October 5, 2021 TCSS562: Software Engineering for Cloud Com, School of Engineering and Technology, University

ARITHMETIC INTENSITY

- Arithmetic Intensity:
 Ratio of work (W) to memory traffic r/w(Q) $I = \frac{W}{Q}$

 Example: # of floating point ops per byte of data read


 Characterizes application scalability with SIMD support


 SIMD can perform many fast matrix operations in parallel


 High arithmetic Intensity:

 Programs with dense matrix operations scale up nicely (many calcs vs memory RW, supports lots of parallelism)

 Low arithmetic Intensity:
- Programs with sparse matrix operations do not scale well with problem size (memory RW becomes bottleneck, not enough ops!)







50


GRAPHICAL PROCESSING UNITS (GPUs)

- GPU provides multiple SIMD processors
- Typically 7 to 15 SIMD processors each
- 32,768 total registers, divided into 16 lanes (2048 registers each)
- GPU programming model: single instruction, multiple thread
- Programmed using CUDA- C like programming language by NVIDIA for GPUs
- CUDA threads single thread associated with each data element (e.g. vector or matrix)
- Chousands of threads run concurrently
 Cotober 5, 2021
 Cotober 5, 202
 Cotober 5, 2021
 Cotober 5, 202
 Cotober 5, 202
 Co
- 51

PARALLEL COMPUTING

- Parallel hardware and software systems allow:
 Solve problems demanding resources not available on single system.
- Reduce time required to obtain solution
- The speed-up (S) measures effectiveness of parallelization:

S(N) = T(1) / T(N)



53

OBJECTIVES - 10/5

- = Questions from 9/30
- Cloud Computing How did we get here?
- (Marinescu Ch. 2 1st edition, Ch. 4 2nd edition)
- Data, thread-level, task-level parallelism & Parallel architectures
- Class Activity 1 Implicit vs Explicit Parallelism
- SIMD architectures, vector processing, multimedia extensions
- Graphics processing units
- Speed-up, Amdahl's Law, Scaled Speedup
- Properties of distributed systems
- Modularity
- Introduction to Cloud Computing loosely based on book #1: <u>Cloud Computing Concepts, Technology & Architecture</u> <u>October 5, 2021</u> TCSSS2:Software Engineering for Cloud Computing [Sal 2021] <u>School of Engineering and Hendingy, University of Washington - Tecoma</u>
 1252

52


L2.51


L2.53

SPEED-UP EXAMPLE


- Consider embarrassingly parallel image processing
- Eight images (multiple data)
 Apply image transformation (greyscale) in parallel
- Apply image transformation (greys)
 8-core CPU, 16 hyperthreads
- Sequential processing: perform transformations one at a time using a single program thread
 - 8 images, 3 seconds each: T(1) = 24 seconds
- Parallel processing
- 8 images, 3 seconds each: T(N) = 3 seconds
- Speedup: S(N) = 24 / 3 = 8x speedup
 Called "perfect scaling"
- Must consider data transfer and computation setup time

TCSS562: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Michigana, Tacoma	L2.54







56























62



63

DISTRIBUTED SYSTEMS

- Collection of autonomous computers, connected through a network with distribution software called "middleware" that enables coordination of activities and sharing of resources
- Key characteristics:
- Users perceive system as a single, integrated computing facility.
- Compute nodes are autonomous
- Scheduling, resource management, and security implemented by every node
- Multiple points of control and failure
- Nodes may not be accessible at all times
- System can be scaled by adding additional nodes
- Availability at low levels of HW/software/network reliability
 Cotoker 5, 2021
 StoSiz: Software Engineering for Could Computing [MI 2021]
 Stosiz: Software Engineering for Could Computing Internationage. University of Washington Texcoma

OBJECTIVES - 10/5

- Questions from 9/30
- Cloud Computing How did we get here?
- (Marinescu Ch. 2 1st edition, Ch. 4 2nd edition)
- Data, thread-level, task-level parallelism & Parallel architectures
- Class Activity 1 Implicit vs Explicit Parallelism
- SIMD architectures, vector processing, multimedia extensions
- Graphics processing units
- Speed-up, Amdahl's Law, Scaled Speedup
- Properties of distributed systems
- Modularity

Introduction to Cloud Computing – loosely based on book #1 Cloud Computing Concepts, Technology & Architecture			#1:
October 5, 2021 TCSS562:Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology University of Washington - Tecom		TCSS562:Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology University of Washington - Tacoma	L2.64

64

DISTRIBUTED SYSTEMS - 2

- Key non-functional attributes
 - Known as "ilities" in software engineering
- Availability 24/7 access?
- Reliability Fault tolerance
- Accessibility reachable?
- Usability user friendly
- Understandability can under
- Scalability responds to variable demand
- Extensibility can be easily modified, extended
- Maintainability can be easily fixed
- Consistency data is replicated correctly in timely manner

TRANSPARENCY PROPERTIES OF DISTRIBUTED SYSTEMS

- Access transparency: local and remote objects accessed using identical operations
- Location transparency: objects accessed w/o knowledge of
- Concurrency transparency: several processes run concurrently using shared objects w/o interference among them
- Replication transparency: multiple instances of objects are used to increase reliability

 users are unaware if and how the system is replicated
- Failure transparency: concealment of faults
- Migration transparency: objects are moved w/o affecting operations performed on them
- Performance transparency: system can be reconfigured based on load and quality of service requirements
- Scaling transparency: system and applications can scale w/o change in system structure and w/o affecting applications TCSS562: Softw School of Engine are Engineering for Cloud Co eering and Technology, Univ October 5, 2021 nputing (Fal sity of Was L2.67

67

Questions from 9/30 Cloud Computing – How did we get here? (Marinescu Ch. 2 - 1st edition, Ch. 4 - 2nd edition) Data, thread-level, task-level parallelism & Parallel architectures Class Activity 1 - Implicit vs Explicit Parallelism SIMD architectures, vector processing, multimedia extensions Graphics processing units Speed-up, Amdahl's Law, Scaled Speedup Properties of distributed systems Modularity Introduction to Cloud Computing – loosely based on book #1: Cloud Computing Concepts, Technology & Architecture October 5, 2021 TCSS562:Softw School of Engi Engineering for Cloud ing and Technology, U

OBJECTIVES - 10/5

68

TYPES OF MODULARITY

- Soft modularity: TRADITIONAL
- Divide a program into modules (classes) that call each other and communicate with shared-memory
- A procedure calling convention is used (or method invocation)

= Enforced modularity: CLOUD COMPUTING

- Program is divided into modules that communicate only through message passing
- The ubiquitous client-server paradigm
- Clients and servers are independent decoupled modules
- System is more robust if servers are stateless
- May be scaled and deployed separately
- May also FAIL separately!

TCSS562: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington October 5, 2021

69

CLOUD COMPUTING - HOW DID WE GET HERE? SUMMARY OF KEY POINTS - 2

Bit-level parallelism

- Instruction-level parallelism (CPU pipelining)
- Flynn's taxonomy: computer system architecture classification
- SISD Single Instruction, Single Data (modern core of a CPU)
- SIMD Single Instruction, Multiple Data (Data parallelism)
- MIMD Multiple Instruction, Multiple Data
- MISD is RARE; application for fault tolerance..
- Arithmetic intensity: ratio of calculations vs memory RW Roofline model:
- Memory bottleneck with low arithmetic intensity
- GPUs: ideal for programs with high arithmetic intensity SIMD and Vector processing supported by many large registers

TCSSS62: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington October 5, 2021

CLOUD COMPUTING - HOW DID WE GET HERE? SUMMARY OF KEY POINTS

- Multi-core CPU technology and hyper-threading
- What is a
 - Heterogeneous system?
 - Homogeneous system?
 - Autonomous or self-organizing system?
- Fine grained vs. coarse grained parallelism
- Parallel message passing code is easier to debug than shared memory (e.g. p-threads)
- Know your application's max/avg Thread Level Parallelism (TLP)
- Data-level parallelism: Map-Reduce, (SIMD) Single Instruction Multiple Data, Vector processing & GPUs

TCSS562: Software Engineering for Cloud Computing (Fall 2021) School of Engineering and Technology, University of Washington - Tac October 5, 2021

L2.70

70


L2.69


L2.71

CLOUD COMPUTING – HOW DID WE GET HERE? **SUMMARY OF KEY POINTS - 3**


- Speed-up (S)
 S(N) = T(1) / T(N)
- Amdahi's law: $S = 1/\alpha$
- α = percent of program that must be sequential
- Scaled speedup with N processes:
- $S(N) = N \alpha(N-1)$
- Moore's Law
- Symmetric core, Asymmetric core, Dynamic core CPU
- Distributed Systems Non-function quality attributes
- Distributed Systems Types of Transparency
- Types of modularity- Soft, Enforced


October 5, 2021 School of Engineering and Technology, University of Washington - Tacoma		October 5, 2021	TCSSS62: Software Engineering for Cloud Computing [Fall 2021] School of Engineering and Technology, University of Washington - Tacoma	L2.72
---	--	-----------------	--	-------














80



CLOUD COMPUTING NIST GENERAL DEFINITION

"Cloud computing is a model for enabling convenient, on-demand network access to a shared pool of configurable computing resources (networks, servers, storage, applications and services) that can be rapidly provisioned and reused with minimal management effort or service provider interaction"...

MORE CONCISE DEFINITION


"Cloud computing is a specialized form of distributed computing that introduces utilization models for remotely provisioning scalable and measured resources."

From Cloud Computing Concepts, Technology, and Architecture Z. Mahmood, R. Puttini, Prentice Hall, 5th printing, 2015

September 30, 2019

September 30, 2019






BUSINESS DRIVERS


FOR CLOUD COMPUTING

86







































99



98



100






L2.101

VIRTUALIZATION


- Simulate physical hardware resources via software
 - The virtual machine (virtual computer)
 - Virtual local area network (VLAN)
 - Virtual hard disk
 - Virtual network attached storage array (NAS)
- Early incarnations featured significant performance, reliability, and scalability challenges
- CPU and other HW enhancements have minimized performance GAPs

September 30, 2019 TCSSS62: Software Engineering for School of Engineering and Technolo






104




105







106



107

HORIZONTAL VS VERTICAL SCALING





KEY TERMINOLOGY - 2

Broad array of resources accessible "as-a-service"

Categorized as Infrastructure (IaaS), Platform (PaaS),

Establish expectations for: uptime, security, availability,

TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington L2.111

109

Cloud services

September 30, 2019

111

Software (SaaS)

Service-level-agreements (SLAs):

reliability, and performance





CLOUD BENEFITS - 2

- On demand access to pay-as-you-go resources on a short-term basis (less commitment)
- Ability to acquire "unlimited" computing resources on demand when required for business needs
- Ability to add/remove IT resources at a fine-grained level
- Abstraction of server infrastructure so applications deployments are not dependent on specific locations, hardware, etc.
 - The cloud has made our software deployments more agile...


 · · · · · · · · · · · · · · · · · · ·
TCSSS62: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma

114


HORIZONTAL VS VERTICAL SCALING

Horizontal Scaling		Vertical Scaling
Less expensive using commodity HW		Requires expensive high capacity servers
IT resources ins	tantly available	IT resources typically instantly available
Resource replication and automated scaling		Additional setup is normally needed
Additional servers required		No additional servers required
Not limited by individual server capacity		Limited by individual server capacity
September 30, 2019 TCSSS62: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma 12.		


110








117




118



















122




124





W Please indicate pret Teams	ference for TCSS 562 Project
Prefer self-formed groups organized using Canvas Prefer instructor-assigned groups with teams balanced by reported programming experience from surveys Prefer instructor-assigned groups based on random assignment	
No preference	s share software, share the online screen. Get help at pullee.com/app





128