

FEEDBACK - 3 Level of abstraction in the cloud: laaS, PaaS, FaaS Low to high abstraction: laaS → PaaS → SaaS These are "cloud computing delivery models" A good question might be, given two delivery models, which provides more hardware (HW) abstraction? • laaS and PaaS ? PaaS and SaaS ? • FaaS and PaaS ? Cloud computing delivery models are covered in depth, coming up What Linux commands can be used to gauge CPU utilization? • top -d 1 • htop September 30, 2019 TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tac L2.4

3

5

FEEDBACK - 4

Does TCSS 562 cover distributed system protocols?
These fall into TCSS 558 Applied Distributed Computing
TCSS 562: load balancing...

TCSS 562: load balancing...

DEMOGRAPHICS SURVEY

Please complete the ONLINE demographics survey:


https://forms.gle/dE407Lt13rAXtahJ9


Linked from course webpage in Canvas:


http://faculty.washington.edu/willoyd/courses/tcss562/announcements.html

TCSS62: Software Engineering for Cloud Computing [Fall 2019] school of Engineering and Technology, University of Washington-Tacoma

Slides by Wes J. Lloyd L2.1








TYPES OF PARALLELISM


Parallelism:
Goal: Perform multiple operations at the same time to achieve a speed-up

Thread-level parallelism (TLP)
Control flow architecture
Data-level parallelism
Data flow architecture
Bit-level parallelism
Instruction-level parallelism
Instruction-level parallelism
September 30, 2019

TCSSS62: Software Engineering for Cloud Computing [Fall 2019]
School of Engineering and Technology, University of Washington - Tacoma


10






11 12

Slides by Wes J. Lloyd L2.2




DATA FLOW ARCHITECTURE Alternate architecture used by network routers, digital signal processors, special purpose systems Operations performed when input (data) becomes Envisioned to provide much higher parallelism Multiple problems has prevented wide-scale adoption Efficiently broadcasting data tokens in a massively parallel system Efficiently dispatching instruction tokens in a massively parallel system Building content addressable memory large enough to hold all of the dependencies of a real program TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.14

13 14



BIT-LEVEL PARALLELISM Computations on large words (e.g. 64-bit integer) are performed as a single instruction Fewer instructions are required on 64-bit CPUs to process larger operands (A+B) providing dramatic performance improvements Processors have evolved: 4-bit, 8-bit, 16-bit, 32-bit, 64-bit QUESTION: How many instructions are required to add two 64-bit numbers on a 16-bit CPU? (Intel 8088) ■ 64-bit MAX int = 9,223,372,036,854,775,807 (signed) ■ 16-bit MAX int = 32,767 (signed) Intel 8088 - limited to 16-bit registers TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacom September 30, 2019 L2.16


15



**CPU PIPELINING** Clock Cycle 3 4 5 6 7 8 Instructions TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.18

18

Slides by Wes J. Lloyd L2.3



# MICHAEL FLYNN'S COMPUTER ARCHITECTURE TAXONOMY

- Michael Flynn's proposed taxonomy of computer architectures based on concurrent instructions and number of data streams (1966)
- SISD (Single Instruction Single Data)
- SIMD (Single Instruction, Multiple Data)
- MIMD (Multiple Instructions, Multiple Data)
- LESS COMMON: MISD (Multiple Instructions, Single Data)
- Pipeline architectures: functional units perform different operations on the same data
- For fault tolerance, may want to execute same instructions redundantly to detect and mask errors - for task replication

TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019

20

19

21

## FLYNN'S TAXONOMY

- SISD (Single Instruction Single Data)
- Scalar architecture with one processor/core.
- Individual cores of modern multicore processors are "SISD"
- SIMD (Single Instruction, Multiple Data)

Supports vector processing

- When SIMD instructions are issued, operations on individual vector components are carried out concurrently
- Two 64-element vectors can be added in parallel
- Vector processing instructions added to modern CPUs
- Example: Intel MMX (multimedia) instructions

TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma

L2.21

# (SIMD): VECTOR PROCESSING **ADVANTAGES**

- Exploit data-parallelism: vector operations enable speedups
- Vectors architecture provide vector registers that can store entire matrices into a CPU register
- SIMD CPU extension (e.g. MMX) add support for vector operations on traditional CPUs
- Vector operations reduce total number of instructions for large vector operations
- Provides higher potential speedup vs. MIMD architecture

TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma

L2.22

Developers can think sequentially; not worry about parallelism

September 30, 2019

22

### FLYNN'S TAXONOMY - 2

- MIMD (Multiple Instructions, Multiple Data) system with several processors and/or cores that function asynchronously and independently
- At any time, different processors/cores may execute different instructions on different data
- Multi-core CPUs are MIMD
- Processors share memory via interconnection networks
- Hypercube, 2D torus, 3D torus, omega network, other topologies
- MIMD systems have different methods of sharing memory Uniform Memory Access (UMA)
  - Cache Only Memory Access (COMA)


  - Non-Uniform Memory Access (NUMA)

TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.23

**ARITHMETIC INTENSITY** ■ Arithmetic Intensity: Ratio of work (W) to I =memory traffic r/w (Q) Example: # of floating point ops per byte of data read Characterizes application scalability with SIMD support SIMD can perform many fast matrix operations in parallel High arithmetic intensity: Programs with dense matrix operations scale up nicely (many calcs vs memory RW, supports lots of parallelism) Low arithmetic intensity: Programs with sparse matrix operations do not scale well with problem size (memory RW becomes bottleneck, not enough ops!) TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacom September 30, 2019 L2.24

23 24

Slides by Wes J. Lloyd L2.4



**GRAPHICAL PROCESSING UNITS (GPUs)** ■ GPU provides multiple SIMD processors ■ Typically 7 to 15 SIMD processors each 32,768 total registers, divided into 16 lanes (2048 registers each) ■ GPU programming model: single instruction, multiple thread ■ Programmed using CUDA- C like programming language by NVIDIA for GPUs CUDA threads - single thread associated with each data element (e.g. vector or matrix) Thousands of threads run concurrently September 30, 2019 TCSS562: Software Engineering for Cloud Computing [Fall 2019]
School of Engineering and Technology, University of Washington L2.26

L2.27

26

25

September 30, 2019

27

29

# PARALLEL COMPUTING Parallel hardware and software systems allow: Solve problems demanding resources not available on single system. Reduce time required to obtain solution ■The speed-up (S) measures effectiveness of parallelization: S(N) = T(1) / T(N) $T(1) \rightarrow$ execution time of total sequential computation $T(N) \Rightarrow$ execution time for performing N parallel computations in parallel TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma


SPEED-UP EXAMPLE Consider embarrassingly parallel image processing ■ Eight images (multiple data) Apply image transformation (greyscale) in parallel ■ 8-core CPU, 16 hyperthreads Sequential processing: perform transformations one at a time using a single program thread 8 images, 3 seconds each: T(1) = 24 seconds ■ Parallel processing 8 images, 3 seconds each: T(N) = 3 seconds • Speedup: S(N) = 24 / 3 = 8x speedup ■ Called "perfect scaling" Must consider data transfer and computation setup time TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.28

28

AMDAHL'S LAW Portion of computation which cannot be parallelized determines the overall speedup For an embarrassingly parallel job of fixed size Assuming no overhead for distributing the work, and a perfectly even work distribution α: fraction of program run time which can't be parallelized (e.g. must run sequentially) ■ Maximum speedup is:  $S = 1/\alpha$ Consider a program where 25% cannot be parallelized Q: What is the maximum possible speedup of the program? TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019

**GUSTAFSON'S LAW** ■ Calculates the **scaled speed-up** using "N" processors  $S(N) = N + (1 - N) \alpha$ N: Number of processors α: fraction of program run time which can't be parallelized (e.g. must run sequentially) Example: Consider a program that is embarrassingly parallel, but 25% cannot be parallelized.  $\alpha$ =.25 QUESTION: If deploying the Job on a 2-core CPU, what scaled speedup is possible assuming the use of two processes that run in parallel? September 30, 2019 TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma L2.30

Slides by Wes J. Lloyd L2.5



35

MOORE'S LAW

Transistors on a chip doubles approximately every 1.5 years
CPUs now have billions of transistors
Power dissipation issues at faster clock rates leads to heat removal challenges
Transition from: increasing clock rates → to adding CPU cores

Symmetric core processor — multi-core CPU, all cores have the same computational resources and speed

Asymmetric core processor — on a multi-core CPU, some cores have more resources and speed


Dynamic core processor — processing resources and speed can be dynamically configured among cores

Dynamic core processor — processor offer a higher speedup

September 30, 2019

TCSSGS: Software Engineering for Cloud Computing [Fail 2019]
September 30, 2019

TCSSGS: Software Engineering for Cloud Computing [Fail 2019]
September 30, 2019



33

# TRANSPARENCY PROPERTIES OF DISTRIBUTED SYSTEMS - Access transparency: local and remote objects accessed using identical operations - Location transparency: objects accessed w/o knowledge of their location. - Concurrency transparency: several processes run concurrently using shared objects w/o interference among them - Replication transparency: multiple instances of objects are used to increase reliability - users are unaware if and how the system is replicated - Fallure transparency: concealment of faults - Migration transparency: objects are moved w/o affecting operations performed on them - Performance transparency: system can be reconfigured based on load and quality of service requirements - Scaling transparency: system and applications can scale w/o change in system structure and w/o affecting applications | TCSSGE: Software Engineering for Cloud Computing [Fall 2019] | TCSSGE: Software Engineering for Cloud Computing [Fall 2019] | TCSSGE: Software Engineering for Cloud Computing [Fall 2019] | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCSSGE: Software Engineering and Technology, University of Washington-Tacoma | TCS

TYPES OF MODULARITY


Soft modularity: TRADITIONAL
Divide a program into modules (classes) that call each other and communicate with shared-memory
A procedure calling convention is used (or method invocation)
Object-oriented programming classic best practices:
Minimize coupling between classes (00) and modules
Maximize cohesion between functions in classes (00) and modules
Best practices lead to improved software reusability, maintainability, portability

TCSS62:Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington-Tacoma


36

Slides by Wes J. Lloyd L2.6

32



COUPLING AND COHESION Object-oriented coupling Degree of interdependence between software modules A measure of how connected two classes or modules are Captures the degree of the relationships between modules Coupling is usually contrasted with cohesion Low coupling often correlates with high cohesion High coupling often correlates with low cohesion Object-oriented cohesion Degree to which elements inside a class or module belong together Do the methods and data inside of a class interoperate with each other (High cohesion)? Or is the class a catch all bin of random functions (Low cohesion)? • E.g. "Util" class where random helper routines land... (low cohesion) TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019



**NON-FUNCTIONAL REQUIREMENT:** HIGH AVAILABILITY ■ The system should be highly available. ■ The system should be 99.9% available per month Maximum downtime: 43m 49.7s monthly, 8hr 45min 36s yearly • Functional attribute: system should notify users if there is an issue affects the availability or may cause downtime. Availability equation:  $AVAILABILITY = \frac{BTTBT}{MTBF+MTTR}$ ■ MTBF: Mean time between failures ■ MTTR: Mean time to Repair ■ MTBF = ~1 month = 43,757 min; MTTR = 43 min **AVAILABILITY = 43757 / 43800 = 99.9018265%** TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.40

39

STRATEGIES FOR HIGH AVAILABILITY

Replicate system resources in multiple data centers or cloud computing regions

Use redundant infrastructure components
For load balancing, fault tolerance
Report availability status via portal
Allow users to immediately report outages
Notification systems to alert system admins when system experiences an outage

Tradeoffs:
Highly available cloud resources are more expensive
Replicating app components (e.g. database) adds cost

TCSSS62: Software Engineering for Cloud Computing [Fail 2019]
School of Engineering and Technology, University of Washington-Tacoma

QUANTIFYING NON-FUNCTIONAL QUALITY ATTRIBUTES


What are the "best" metrics to quantify nonfunctional quality attributes?

Consider ease/effort/time/cost of assessment
Relationship to expert opinion (e.g. correlation)
Relationship to other measures

41 42


Slides by Wes J. Lloyd L2.7

38




**CLOUD COMPUTING - HOW DID WE GET HERE? SUMMARY OF KEY POINTS - 2** ■ Bit-level parallelism Instruction-level parallelism (CPU pipelining) ■ Flynn's taxonomy: computer system architecture classification • SISD - Single Instruction, Single Data (modern core of a CPU) • SIMD - Single Instruction, Multiple Data (Data parallelism) MIMD - Multiple Instruction, Multiple Data • MISD is RARE; application for fault tolerance... Arithmetic Intensity: ratio of calculations vs memory RW Roofline model: Memory bottleneck with low arithmetic intensity • GPUs: ideal for programs with high arithmetic intensity SIMD and Vector processing supported by many large registers TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma L2.44

43 44



**INTRODUCTION TO CLOUD COMPUTING** 


45





WHY STUDY CLOUD COMPUTING? LINKEDIN - TOP IT Skills from job app data • #1 Cloud and Distributed Computing https://learning.linkedin.com/week-of-learning/top-skills #2 Statistical Analysis and Data Mining ■ FORBES Survey - 6 Tech Skills That'll Help You Earn More #1 Data Science #2 Cloud and Distributed Computing http://www.forbes.com/sites/laurencebradford/2016/12/ 19/6-tech-skills-thatll-help-you-earn-more-in-2017/ September 30, 2019 TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma L2.48

48

Slides by Wes J. Lloyd L2.8







**CLOUD HISTORY: SERVICES - 1** Late 1990s - Early Software-as-a-Service (SaaS) Salesforce: Remotely provisioned services for the enterprise 2002 - Amazon Web Services (AWS) platform: Enterprise oriented services for remotely provisioned storage, computing resources, and business functionality 2006 - Infrastructure-as-a-Service (laaS) Amazon launches Elastic Compute Cloud (EC2) service Organization can "lease" computing capacity and processing power to host enterprise applications Infrastructure TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tac September 30, 2019 L2.52

51




**CLOUD COMPUTING NIST GENERAL DEFINITION** "Cloud computing is a model for enabling convenient, on-demand network access to a shared pool of configurable computing resources (networks, servers, storage, applications and services) that can be rapidly provisioned and reused with minimal management effort or service provider interaction"... September 30, 2019

53 54


Slides by Wes J. Lloyd L2.9

50



**BUSINESS DRIVERS** FOR CLOUD COMPUTING ■ Capacity planning **■** Cost reduction Operational overhead Organizational agility TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.56

55 56









**CAPACITY PLANNING** Capacity vs. Usage (Traditional Data Center) amazon September 30, 2019 L2.60

L2.10 Slides by Wes J. Lloyd

60





**BUSINESS DRIVERS FOR CLOUD - 3** Cost reduction IT Infrastructure acquisition IT Infrastructure maintenance Operational overhead Technical personnel to maintain physical IT infrastructure System upgrades, patches that add testing to deployment cvcles Utility bills, capital investments for power and cooling Security and access control measures for server rooms Admin and accounting staff to track licenses, support agreements, purchases L2.62 September 30, 2019



**TECHNOLOGY INNOVATIONS LEADING TO CLOUD** Cluster computing Grid computing ■ Virtualization Others TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.64

63








66


L2.11 Slides by Wes J. Lloyd

62











**KEY TERMINOLOGY**  On-Premise Infrastructure Local server infrastructure not configured as a cloud Cloud Provider Corporation or private organization responsible for maintaining cloud Cloud Consumer User of cloud services Scaling Vertical scaling Scale up: increase resources of a single virtual server Scale down: decrease resources of a single virtual server • Horizontal scaling Scale out: increase number of virtual servers Scale in: decrease number of virtual servers TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.71

**VERTICAL SCALING** Reconfigure virtual machine to have different resources: • CPU cores - RAM 4 CPUs HDD/SDD capacity ■ May require VM migration if physical host machine resources are exceeded 2 CPUs TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washingto September 30, 2019 L2.72

71 72

L2.12 Slides by Wes J. Lloyd





HORIZONTAL VS VERTICAL SCALING			
Horizontal S	icaling	Vertical Scaling	
Less expensive using commodity HW		Requires expensive high capacity servers	
IT resources instantly available		IT resources typically instantly available	
	TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma		

Horizontal Sc	aling	Vertical Scaling
Less expensive using commodity HW		Requires expensive high capacity servers
IT resources instantly available		IT resources typically instantly available
Resource replication and automated scaling		Additional setup is normally needed

Horizontal Scaling	Vertical Scaling
Less expensive using commodity HW	Requires expensive high capacity servers
IT resources instantly available	IT resources typically instantly available
Resource replication and automated scaling	Additional setup is normally needed
Additional servers required	No additional servers required

HORIZONTAL VS VERTICAL SCALING Horizontal Scaling Vertical Scaling Requires expensive Less expensive using commodity HW high capacity servers IT resources instantly available IT resources typically instantly available Resource replication Additional setup is normally needed and automated scaling No additional servers required Additional servers required Not limited by individual server capacity Limited by individual server capacity September 30, 2019 L2.78

77 78

Slides by Wes J. Lloyd L2.13



**GOALS AND BENEFITS** Cloud providers Leverage economies of scale through mass-acquisition and management of large-scale IT resources Locate datacenters to optimize costs where electricity is low Cloud consumers Key business/accounting difference: Cloud computing enables anticipated capital expenditures to be replaced with operational expenditures Operational expenditures always scale with the business Eliminates need to invest in server infrastructure based on anticipated business needs Businesses become more agile and lower their financial risks by eliminating large capital investments in physical infrastructure



**CLOUD BENEFITS - 3** ■ Example: Using 100 servers for 1 hour costs the same as using 1 server for 100 hours Rosetta Protein Folding: Working with a UW-Tacoma graduate student, we recently deployed this science model across 5,900 compute cores on Amazon for 2-days. What is the cost to purchase 5,900 compute cores? Recent Dell Server purchase example: 20 cores on 2 servers for \$4,478... Using this ratio 5,900 cores costs \$1.3 million (purchase only) TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacoma September 30, 2019 L2.82

81




**CLOUD BENEFITS** Increased scalability Example demand over a 24-hour day → 10,000 9.000 8,000 Increased availability 7,000 6,000 5,000 Increased reliability 4,000 3,000 2.000 2 4 6 8 10 12 14 16 18 20 22 24 TCSS562: Software Engineering for Cloud Computing [Fall 2019] School of Engineering and Technology, University of Washington - Tacom September 30, 2019 L2.84


84

L2.14 Slides by Wes J. Lloyd

80








CLOUD: VENDOR LOCK-IN

Cood A (Cood Provider X)

September 30, 2019

TCSSS62: Software Engineering for Cloud Computing [Fall 2019]
School of Engineering and Technology, University of Washington - Tacoma

87



Slides by Wes J. Lloyd L2.15

86