

OBJECTIVES

■ Mon 3/11 (4pm): Husky Alumni Visit from T-Mobile Q&A

CS work life after graduation-room 206C Garrett Lahmann ('18), Vlad Kaganyuk ('17)

- Wed 3/13: Prof. Mohamed Ali- UWT CSS Grad Program
- Active Reading Quiz Posted Chapter 19
- Assignment 3
- **Memory Virtualization**
- Chapter 20 Smaller Page Tables
- Chapter 21/22 Beyond Physical Memory

March 11, 2019

TCSS422: Operating Systems [Winter 2019]


School of Engineering and Technology, University of Washington - Tacoma

FEEDBACK FROM 3/6

- Can pages in different locations be used?
- For example: a 48-bytes program, with 3 x 16-byte free pages in different locations?
- Question may refer to example in following slide...

March 11, 2019

TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma



FEEDBACK - 2

- Could you go over the TLB example again?
- Why are they (the array accesses) hits or misses?

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.5

int sum = 0; for(i=0; i<10; i++) {</pre> VPN = 00sum+=a[i]; VPN = 01VPN = 03

VPN = 04

VPN = 07

VPN = 08

VPN = 09

VPN = **11**

VPN = 12

VPN = 13 **VPN** = 14

VPN = 15

a[8]

TLB EXAMPLE

- **Example:**
- Program address space: 256-byte
 - Addressable using 8 total bits (28)
 - 4 bits for the VPN (16 total pages)
- Page size: 16 bytes


1:


2:


- Offset is addressable using 4-bits
- Store an array: of (10) 4-byte integers


TCSS422: Operating Systems [Winter 2019] March 11, 2019


L15.6 School of Engineering and Technology, University of Washington - Tacoma














LINEAR PAGE TABLES

- Consider array-based page tables:
 - Each process has its own page table
 - 32-bit process address space (up to 4GB)
 - With 4 KB pages
 - 20 bits for VPN
 - 12 bits for the page offset

March 11, 2019

TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma

L15.13

LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page table size =
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$$

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

March 11, 2019

TCSS422: Operating Systems [Winter 2019]

School of Engineering and Technology, University of Washington - Tacoma

LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page tables are too big and consume too much memory.

Need Solutions ...

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

March 11, 2019

TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma

L15.15

PAGING: USE LARGER PAGES

- Larger pages = 16KB = 2¹⁴
- 32-bit address space: 2³²
- $2^{18} = 262,144$ pages


$$\frac{2^{32}}{2^{14}} * 4 = 1MB$$
 per page table


- Memory requirement cut to 1/4
- However pages are huge
- Internal fragmentation results
- 16KB page(s) allocated for small programs with only a few variables

March 11, 2019

TCSS422: Operating Systems [Winter 2019]

School of Engineering and Technology, University of Washington - Tacoma






MULTI-LEVEL PAGE TABLES


- Consider a page table:
- 32-bit addressing, 4KB pages
- 2²⁰ page table entries
- Even if memory is sparsely populated the per process page table requires:


Page table size =
$$\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$$


- Often most of the 4MB per process page table is empty
- Page table must be placed in 4MB contiguous block of RAM
- MUST SAVE MEMORY!

March 11, 2019 TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma











EXAMPLE - 2

- 256 total page table entries (64 bytes each)
- 1,024 bytes page table size, stored using 64-byte pages
 (1024/64) = 16 page directory entries (PDEs)
- Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups
- 16 page directory entries (PDE) x 16 page table entries (PTE)
 256 total PTEs
- Key idea: the page table is stored using pages too!

March 11, 2019 TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma





EXAMPLE - 3

- For this example, how much space is required to store as a <u>single-level</u> page table with any number of PTEs?
- 16KB address space, 64 byte pages
- 256 page frames, 4 byte page size
- 1,024 bytes required (single level)
- How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)?
- Page directory = 16 entries x 4 bytes (1 x 64 byte page)
- Page table = 4 entries x 4 bytes (1 x 64 byte page)
- 128 bytes required (2 x 64 byte pages)
 - Savings = using just 12.5% the space !!!

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.27


32-BIT EXAMPLE


- Consider: 32-bit address space, 4KB pages, 2²⁰ pages
- Only 4 mapped pages
- Single level: 4 MB (we've done this before)
- Two level: (old VPN was 20 bits, split in half)
- Page directory = 2¹⁰ entries x 4 bytes = 1 x 4 KB page
- Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
- 8KB (8,192 bytes) required
- Savings = using just .78 % the space !!!
- 100 sparse processes now require < 1MB for page tables</p>


March 11, 2019


TCSS422: Operating Systems [Winter 2019]


School of Engineering and Technology, University of Washington - Tacoma














ADDRESS TRANSLATION CODE // 5-level Linux page table address lookup // Inputs: // mm struct - process's memory map struct // vpage - virtual page address // Define page struct pointers pgd t *pgd; p4d t *p4d;

March 11, 2019

struct page *page;

pud t *pud; pmd t *pmt; pte t *pte;

//

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.35

ADDRESS TRANSLATION - 2

pgd = pgd_offset(mm, vpage); if (pgd_none(*pgd) || pgd_bad(*pgd)) return 0; p4d = p4d_offset(pgd, vpage); if (p4d_none(*p4d) || p4d_bad(*p4d))

pgd_offset():

Takes a vpage address and the mm_struct for the process, returns the PGD entry that covers the requested address...

p4d/pud/pmd_offset():

pte_unmap()

return 0; pud = pud offset(p4d, vpage); if (pud_none(*pud) || pud_bad(*pud)) return 0;

Takes a vpage address and the pgd/p4d/pud entry and returns the relevant p4d/pud/pmd.

pmd = pmd offset(pud, vpage); if (pmd_none(*pmd) || pmd_bad(*pmd)) return 0; if (!(pte = pte_offset_map(pmd, vpage))) return 0;

if (!(page = pte_page(*pte)))

return 0; physical_page_addr = page_to_phys(page) pte unmap(pte);

return physical_page_addr; // param to send back

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.36

release temporary kernel mapping

for the page table entry

Slides by Wes J. Lloyd

INVERTED PAGE TABLES



- Keep a single page table for each physical page of memory
- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM
- Page table stores
 - Which process uses each page
 - Which process virtual page (from process virtual address space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2²⁰ pages
- Hash table: can index memory and speed lookups

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.37

MULTI-LEVEL PAGE TABLE EXAMPLE

- Consider a 16 MB computer which indexes memory using 4KB pages
- (#1) For a single level page table, how many pages are required to index memory?
- (#2) How many bits are required for the VPN?
- (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required?
- (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry?

March 11, 2019

TCSS422: Operating Systems [Winter 2019]

School of Engineering and Technology, University of Washington - Tacoma

MULTI LEVEL PAGE TABLE EXAMPLE - 2

- (#5) How many bytes (or KB) are required for a single level page table?
- Let's assume a simple HelloWorld.c program.
- HelloWorld.c requires virtual address translation for 4 pages:
 - 1 code page
- 1 stack page
- 1 heap page
- 1 data segment page
- (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)?
- (#7) How many bits are required for the Page Table Index (PTI)?

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.39

MULTI LEVEL PAGE TABLE EXAMPLE - 3

- Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes:
 - 6 bits for the Page Directory Index (PDI)
 - 6 bits for the Page Table Index (PTI)
 - 12 offset bits
 - 8 status bits
- (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages?
- HINT: we need to allocate one Page Directory and one Page Table...
- HINT: how many entries are in the PD and PT

March 11, 2019

TCSS422: Operating Systems [Winter 2019]

School of Engineering and Technology, University of Washington - Tacoma

MULTI LEVEL PAGE TABLE EXAMPLE - 4

- (#9) Using a single page directory entry (PDE) pointing to a single page table (PT), if all of the slots of the page table (PT) are in use, what is the total amount of memory a two-level page table scheme can address?
- (#10) And finally, for this example, as a percentage (%), how much memory does the 2-level page table scheme consume compared to the 1-level scheme?
- HINT: two-level memory use / one-level memory use

March 11, 2019

TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma


L15.41


ANSWERS

- **#1** 4096 pages
- #2 12 bits
- #3 12 bits
- #4 4 bytes
- \blacksquare #5 4096 x 4 = 16,384 bytes (16KB)
- #6 6 bits
- #7 6 bits
- #8 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes
- #9 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB)
- #10-512/16384 = .03125 \rightarrow 3.125%

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma





MOTIVATION FOR EXPANDING THE ADDRESS SPACE

- Can provide illusion of an address space larger than physical RAM
- For a single process
 - Convenience
 - Ease of use
- For multiple processes
 - Large virtual memory space for many concurrent processes

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.45

LATENCY TIMES


- Design considerations
 - SSDs 4x the time of DRAM
 - HDDs 80x the time of DRAM


Action	Latency (ns)	(µs)	
L1 cache reference	0.5ns		
L2 cache reference	7 ns		14x L1 cache
Mutex lock/unlock	25 ns		
Main memory reference	100 ns		20x L2 cache, 200x L1
Read 4K randomly from SSD*	150,000 ns	150 μs	~1GB/sec SSD
Read 1 MB sequentially from memory	250,000 ns	250 μs	
Read 1 MB sequentially from SSD*	1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory
Read 1 MB sequentially from disk	20,000,000 ns	20,000 μs	20 ms 80x memory, 20X SSD

- Latency numbers every programmer should know
- From: https://gist.github.com/jboner/2841832#file-latency-txt

TCSS422: Operating Systems [Winter 2019] March 11, 2019

School of Engineering and Technology, University of Washington - Tacoma





L15.49

PAGE FAULT

- OS steps in to handle the page fault
- Loading page from disk requires a free memory page
- Page-Fault Algorithm


```
PFN = FindFreePhysicalPage()
         if (PFN == -1)
2:
                                         // no free page found
3:
                PFN = EvictPage()
                                        // run replacement algorithm
         DiskRead(PTE.DiskAddr, pfn)
4:
                                        // sleep (waiting for I/O)
         PTE.present = True
                                         // set PTE bit to present
6:
         PTE.PFN = PFN
                                          // reference new loaded page
7:
         RetryInstruction()
                                          // retry instruction
```


March 11, 2019 TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma

PAGE REPLACEMENTS

- Page daemon
 - Background threads which monitors swapped pages
- Low watermark (LW)
 - Threshold for when to swap pages to disk
 - Daemon checks: free pages < LW</p>
 - Begin swapping to disk until reaching the highwater mark
- High watermark (HW)
 - Target threshold of free memory pages
 - Daemon free until: free pages >= HW

March 11, 2019 TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma





School of Engineering and Technology, University of Washington - Tacoma

TCSS422: Operating Systems [Winter 2019]

March 11, 2019

OPTIMAL REPLACEMENT POLICY

- What if:
 - We could predict the future (... with a magical oracle)
 - All future page accesses are known
 - Always replace the page in the cache used farthest in the future
- Used for a comparison
- Provides a "best case" replacement policy
- Consider a 3-element empty cache with the following page accesses:

0 1 2 0 1 3 0 3 1 2 1

What is the hit/miss ratio?

6 hits

March 11, 2019

TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma

L15.53

FIFO REPLACEMENT

- Queue based
- Always replace the oldest element at the back of cache
- Simple to implement
- Doesn't consider importance... just arrival ordering
- Consider a 3-element empty cache with the following page accesses:

0 1 2 0 1 3 0 3 1 2 1

■ What is the hit/miss ratio?


■ How is FIFO different than LRU?


4 hits


LRU incorporates history


March 11, 2019


TCSS422: Operating Systems [Winter 2019]
School of Engineering and Technology, University of Washington - Tacoma











IMPLEMENTING LRU Implementing last recently used (LRU) requires tracking access time for all system memory pages Times can be tracked with a list For cache eviction, we must scan an entire list Consider: 4GB memory system (2³²), with 4KB pages (2¹²) This requires 2²⁰ comparisons !!! Simplification is needed Consider how to approximate the oldest page access March 11, 2019 TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

IMPLEMENTING LRU - 2

- Harness the Page Table Entry (PTE) Use Bit
- HW sets to 1 when page is used
- OS sets to 0
- Clock algorithm (approximate LRU)
 - Refer to pages in a circular list
 - Clock hand points to current page
 - Loops around
 - IF USE_BIT=1 set to USE_BIT = 0
 - IF USE_BIT=0 replace page

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.61

CLOCK ALGORITHM Not as efficient as LRU, but better than other replacement algorithms that do not consider history The 80-20 Workload 100% 80% Hit Rate 60% LRU Clock 40% FIFO 80 100 Cache Size (Blocks) TCSS422: Operating Systems [Winter 2019] March 11, 2019 L15.62 School of Engineering and Technology, University of Washington - Tacoma

CLOCK ALGORITHM - 2

- Consider dirty pages in cache
- If DIRTY (modified) bit is FALSE
 - No cost to evict page from cache
- If DIRTY (modified) bit is TRUE
 - Cache eviction requires updating memory
 - Contents have changed
- Clock algorithm should favor no cost eviction

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.63

WHEN TO LOAD PAGES

- On demand → demand paging
- Prefetching
 - Preload pages based on anticipated demand
 - Prediction based on locality
 - Access page P, suggest page P+1 may be used
- What other techniques might help anticipate required memory pages?
 - Prediction models, historical analysis
 - In general: accuracy vs. effort tradeoff
 - High analysis techniques struggle to respond in real time

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

OTHER SWAPPING POLICIES

- Page swaps / writes
 - Group/cluster pages together
 - Collect pending writes, perform as batch
 - Grouping disk writes helps amortize latency costs
- Thrashing
 - Occurs when system runs many memory intensive processes and is low in memory
 - Everything is constantly swapped to-and-from disk

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

L15.65

OTHER SWAPPING POLICIES - 2

- Working sets
 - Groups of related processes
 - When thrashing: prevent one or more working set(s) from running
 - Temporarily reduces memory burden
 - •Allows some processes to run, reduces thrashing

March 11, 2019

TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma

