






PAGE TABLE ENTRY					
 P: present R/W: read/ U/S: superv A: accessed D: dirty bit PFN: the pathology 	risor				
31 30 29 28 2	7.66 7.66 7.66 7.66 7.66 7.65 4.3 2.1 0 PFN U 0				




















































Slides by Wes J. Lloyd




































MULTI-LEVEL PAGE TABLES - 2									
Add level of indirection, the "page directory"									
	Linear Pa	-	Multi-level Page Table						
PBT	R 21	01	PBTR 200						
	valid	PFN	Pies PFN						
-	1 nx	12							
	1 rx	13 102N4d							
	0 - 1 rw	- E	00000 0 - 1 m H3 100000000000000000000000000000000000						
-	0 -		1 203 1 rw 100 4						
	0 -		The Page Directory [Page 1 of PT:Not Allocated]						
	0 -	- PFN							
-	0 -	-							
	0 -								
	1 rw	98 PFN203	0 80 1 rw 86 24						
_	1 rw	15							
Linear (Left) And Multi-Level (Right) Page Tables									
November 26, 2018 TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma L14.									














PAGE TABLE INDEX							
	<u>rectory index</u> (PDI – 1 st level) <u>ble index</u> (PTI – 2 nd level)						
13 12	tory Index Page Table Index → 11 10 9 8 7 6 5 4 3 2 1 0						
*	VPN Offset >> 14-bits Virtual address						
• We need on	e one 64-byte memory page, e page directory entry (PDE) ble Index (PTI) – can address 16 pages						
one page ta							
November 26, 2018	5, 2018 TCSS422: Operating Systems [Winter 2019] School of Engineering and Technology, University of Washington - Tacoma L14.55						











MORE THAN TWO LEVELS - 3									
 To map 1 GB address space (2³⁰=1GB RAM, 512-byte pages) 2¹⁴ = 16,384 page directory entries (PDEs) are required When using 2⁷ (128 entry) page tables Page size 512 bytes / 4 bytes Can't Store Page Directory with 16K pages, using 512 bytes pages. Pages only dereference 128 addresses (512 bytes / 32 bytes) 									
	Virtual address	30 bit							
	Page size	512 byte	_						
	VPN	21 bit	_						
	Offset	9 bit							
	Page entry per page	128 PTEs	$\rightarrow \log_2 128 = 7$						
November 26, 2018 TCSS422: Operating Systems [Winter 2019] L14.61 School of Engineering and Technology, University of Washington - Tacoma L14.61									

