






MULTI-LEVEL PAGE TABLES - 2	
 Add level of indirection, the "page directory" Linear Page Table Multi-level Page Table PBTR 201 PBTR 200 Two level page table: 2²⁰ pages addressed with two level-indexing (page directory index, page table index) 	
0 - - 0 - - 0 - - 0 - - 0 - - 0 - - 1 0 - - 1 1 0 - - 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<></th1<>	
March 5, 2018 TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma	L15.7














































 Design consid SSDs 4x the till HDDs 80x the 	me of DRAM			
Action	Latency (ns)	(µs)		
L1 cache reference	0.5ns			
L2 cache reference	7 ns		14x L1 cache	
Mutex lock/unlock	25 ns			
Main memory reference	100 ns		20x L2 cache, 200x L1	
Read 4K randomly from SSD*	150,000 ns	150 µs	~1GB/sec SSD	
Read 1 MB sequentially from me	emory 250,000 ns	250 µs		
Read 1 MB sequentially from SS	D* 1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory	
Read 1 MB sequentially from dis	sk 20,000,000 ns	20,000 µs	20 ms 80x memory, 20X SSD	
			xt	
 Latency numbers every p From: https://gist.github 	.com/jboner/2841832#	inc-ratency-t		






















FIFO REPLACEMENT			
 Queue based Always replace the oldest element at the back of cache Simple to implement Doesn't consider importance just arrival ordering 			
Consider a 3-element empty cache with the following page accesses:			
0 1 2 0 1 3 0 3 1 2 1• What is the hit/miss ratio?• How is FIFO different than LRU?LRU incorporates history			
March 5, 2018 TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma L15.31			





























OTHER SWAPPING POLICIES - 2				
 When thras set(s) from Temporari 	related processes ashing: prevent one or more working			
March 5, 2018	TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma			

