





PAGING DESIGN QUESTIONS						
Where are page tables stored?						
What are the typical contents of the page table?						
How big are page tables?						
Does paging make the system too slow?						
February 28, 2018         TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma         L14	5					











COUNTING MEMORY ACCESSES					
Example: Use	e this Array initialization Code				
int array	[1000];				
	0; i < 1000; i++)				
	array[i] = 0;				
Assembly eq					
• Assembly eq	uivalent: v1 \$0x0, (%edi,%eax,4) c1 %eax o1 \$0x03e8,%eax				
• Assembly eq	uivalent: v1 \$0x0, (%edi,%eax,4) c1 %eax o1 \$0x03e8,%eax				
































		TLB EXAMPLE - 2							
	0:	<pre>int sum = 0 ;</pre>				00 (	OF 04 0	FSET	2
	1:	<pre>for( i=0; i&lt;10; i++</pre>	) {		<b>VPN</b> = 00				-
	2:	<pre>sum+=a[i];</pre>			<b>VPN</b> = 01				
	3:	}			<b>VPN</b> = 03				
- 0		a sa da alessa			<b>VPN</b> = 04				
Cons	Consider the code above:								
VPN = 06 a[0] a[1]									
- 1	- 11						a[0]	a[1]	a
Initi	ally the	TLB does not kn	ow wher	e a[] is		a[3]	a[0] a[4]	a[1] a[5]	a[ a[
	-		ow wher	e a[] is	VPN = 06 VPN = 07 VPN = 08				
Cons	sider th	TLB does not kn e accesses:			VPN = 06 VPN = 07 VPN = 08 VPN = 09	a[3]	a[4]	a[5]	
<ul><li>Cons</li><li>a[0]</li></ul>	sider th , a[1], a	TLB does not kn			VPN = 06 VPN = 07 VPN = 08 VPN = 09 VPN = 10	a[3]	a[4]	a[5]	
<ul> <li>Cons</li> <li>a[0]</li> <li>a[8]</li> </ul>	sider th , a[1], a , a[9]	e TLB does not kn ie accesses: a[2], a[3], a[4], a	[5], a[6]		VPN = 06 VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11	a[3]	a[4]	a[5]	
<ul> <li>Cons</li> <li>a[0]</li> <li>a[8]</li> </ul>	sider th , a[1], a , a[9]	TLB does not kn e accesses:	[5], a[6]		VPN = 06 VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11 VPN = 12	a[3]	a[4]	a[5]	
<ul> <li>Cons</li> <li>a[0]</li> <li>a[8]</li> <li>How</li> </ul>	sider th , a[1], a , a[9] <b>many  </b>	e TLB does not kn ie accesses: a[2], a[3], a[4], a	[5], a[6] ed?	, a[7],	VPN = 06 VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11	a[3]	a[4]	a[5]	





		TLB EXAM	PLE - 4					
• Pag • Dat	2: 3: facto ce size a loca		ss rate?	VPN = 00 VPN = 01 VPN = 03 VPN = 04 VPN = 05 VPN = 06 VPN = 07 VPN = 09 VPN = 10 VPN = 11 VPN = 12 VPN = 13 VPN = 15	00 ( a[3] a[7] 	a[0] a[4] a[8]	a[1] a[5] a[9]	a[í a[t
	28, 2018	TCSS422: Operating Systems [Winter 2	2018]					14.





TLB TRADEOFFS - 2						
Spatial locali	ty					
Accessing addresses local to each other improves the hit rate.						
Consider rand	dom vs. sequential array access					
<ul> <li>What happens when the data size exceeds the TLB size?</li> <li>E.g. 1<sup>st</sup> level TLB caches 64 4KB page addresses</li> <li>Single program can cache data lookups for 256 KB</li> </ul>						
February 28, 2018	TCSS422: Operating Systems [Winter 2018]     L14.25       Institute of Technology, University of Washington - Tacoma     L14.25					



























SHARED MEMORY SPACE						
	VPN	PFN	valid	prot	ASID	
	10	101	1	rwx	1	
	-	-	-	-	-	
	50	101	1	rwx	2	
	-	-	-	-	-	
<ul> <li>When proce</li> <li>Shared lib</li> <li>Code page not RWX</li> </ul>	raries o	k				Sharing of pages is seful as it reduces the number of physical pages in use.
February 28, 2018	TCSS422: Operat Institute of Techr				n - Tacoma	L14.35





LEAST RECENTLY USED					
Reference Row					
7       7       7       2       2       4       4       4       0       1       1         Page Frame:       0       0       0       0       0       8       3       3       0         I       1       3       3       2       2       2       2       2					
<ul> <li>RED – miss</li> <li>WHITE – hit</li> <li>For 3-page TLB, observe replacement</li> </ul>					
11 TLB miss, 5 TLB hit					
February 28, 2018         TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma         L14.37					










































MULTI-LEVEL PAGE TABLES - 2					
<ul> <li>Add level of indirection, the "page directory"</li> <li>Linear Page Table</li> <li>PBTR 201</li> <li>PBTR 200</li> <li>PBTR 2</li></ul>					
0       -       -       0       -       -       10       -       11       11       -       11       11       -       11       11       -       11       11       -       11       11       -       11       11       -       11       11       -       11       11       11       11       11       11					
February 28, 2018         TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma	L14.53				



EXAMPLE							
How large wou	s space, 64byte pages uld a one-level page table need to be? space) / 2 <sup>6</sup> (page size) = 2 <sup>8</sup> = 256 (pages)						
0000 000 0000 000 	CodeFlagDetail(free)Address space16 KB(free)Page size64 byteheapVirtual address14 bit(free)VPN8 bit(free)Offset6 bit(free)Page table entry2 <sup>8</sup> (256)						
13 1 • • • • • • • • • • • • • • • • • • •	12       11       10       9       8       7       6       5       4       3       2       1       0         <       Offset         TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma	.14.55					

