





٦	MEMORY HEADERS - 3	
N bytes + size	user malloc size	
void fr }	<pre>ee(void *ptr) { header_t *hptr = (void *)ptr - sizeof(header_t); </pre>	
February 26, 2018	TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma	L13.15
























































PAGING DESIGN QUESTIONS	
Where are page tables stored?	
What are the typical contents of the page table?	
How big are page tables?	
Does paging make the system too slow?	
February 26, 2018 TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma L13.3	5










WHAT'S ACTUALLY IN THE PAGE TABLE
 Page table is data structure used to map virtual page numbers (VPN) to the physical address (Physical Frame Number PFN) Linear page table → simple array
 Page-table entry 32 bits for capturing state
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PFN U
An x86 Page Table Entry(PTE)
February 26, 2018 TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma L13.39

	PAGE TABLE ENTRY	
 P: present R/W: read/wri U/S: superviso A: accessed bi D: dirty bit PFN: the page 	or it	
31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PFN v k k v k v k v k v <th></th>	
	An x86 Page Table Entry(PTE) rCSS422: Operating Systems [Winter 2018] nstitute of Technology, University of Washington - Tacoma	L13.40







	PAGING MEMORY ACCESS
1.	// Extract the VPN from the virtual address
2.	VPN = (VirtualAddress & VPN_MASK) >> SHIFT
4.	// Form the address of the page-table entry (PTE)
5.	PTEAddr = PTBR + (VPN * sizeof(PTE))
6.	
7.	// Fetch the PTE
8.	PTE = AccessMemory(PTEAddr)
9.	
10.	<pre>// Check if process can access the page</pre>
11.	if (PTE.Valid == False)
12.	RaiseException(SEGMENTATION_FAULT)
13.	<pre>else if (CanAccess(PTE.ProtectBits) == False)</pre>
14.	RaiseException(PROTECTION_FAULT)
15.	else
16.	<pre>// Access is OK: form physical address and fetch it</pre>
17.	offset = VirtualAddress & OFFSET_MASK
18.	PhysAddr = (PTE.PFN << PFN_SHIFT) offset
19.	Register = AccessMemory(PhysAddr)
Febr	ruary 26, 2018 TCSS422: Operating Systems [Winter 2018] Institute of Technology, University of Washington - Tacoma

COU	NTING MEMORY ACCESSES	
Example: Use	this Array initialization Code	
int array[1000];	
	; i < 1000; i++) rray[i] = 0;	
Assembly equ		
Assembly equ 0x1024 mov	Jivalent: 1 \$0x0, (%edi,%eax,4)	
• Assembly equ	Jivalent: 1 \$0x0, (%edi, %eax, 4) 1 %eax 1 \$0x03e8, %eax	
• Assembly equ 0x1024 mov 0x1028 inc 0x102c cmp	Jivalent: 1 \$0x0, (%edi, %eax, 4) 1 %eax 1 \$0x03e8, %eax	

