


TCSS 422 - Online Daily Feedback Survey - 4/1 Quiz Instructions Question 1 0.5 pts On a scale of 1 to 10, please classify your persp 1 2 3 4 5 6 7 8 9 10 Mostly Review To Me Equ New and 0.5 pts 1 3 4 5 7 8 2 6 10 TCSS422: Computer Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma June 1, 2023 L19.5  


 MATERIAL / PACE


 • Please classify your perspective on material covered in today's class (40 respondents):
 • 1-mostly review, 5-equal new/review, 10-mostly new
 • Average - 6.71 (↓ - previous 6.80)
 • Please rate the pace of today's class:
 • 1-slow, 5-just right, 10-fast
 • Average - 5.88 (↑ - previous 5.70)


 Muet,202
 TSS422: Computer Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington -Tacoma
 119.6

6












10







11








FINAL EXAM - THURSDAY JUNE 8 @ 3:40PM<sup>TH</sup> Thursday June 8 from 3:40 to 5:40 pm Final (100 points) SHORT: similar number of questions as the midterm 2-hours Focus on new content - since the midterm (~70% new, 30% before) Final Exam Review -Complete Memory Segmentation Activity Complete Quiz 4 Practice Final Exam Questions – 2<sup>nd</sup> hour of June 1<sup>st</sup> class session Individual work 2 pages of notes (any sized paper), double sided Basic calculators allowed NO smartphones, laptop, book, Internet, group work TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Ta June 1, 2023 L19.15 15





17

OBJECTIVES - 6/1				
Questions from the second s	om 5/30			
Assignment 2 – June 2				
Assignment 3: (Tutorial) Introduction to Linux Kernel Modules				
Memory Segmentation Activity + answers (available in Canvas)				
Quiz 4 - Pag	e Tables - Due June 8 @ 11:59am			
Final exam -	June 8 @ 3:40pm			
Tutorial 3 - File Systems (Optional, Extra Credit)				
Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives				
Practice Final Exam				
June 1, 2023	TCSS422: Operating Systems (Spring 2023)			












**COMPUTER SYSTEM ARCHITECTURE** CPU Memory Memory Bus (proprietary) General I/O Bus (e.g., PCI) Graphics Peripheral I/O Bus (e.g., SCSI, SATA, USB) Prototypical System Architecture VERY FAST: CPU is attached to main memory via a Memory bus FAST: High speed devices (e.g. video) are connected via a Ge eral I/O bus. ected via a Peripheral I/O bus TCSS422: Operating Systems (Spring 2023) School of Engineering and Technology, Un June 1, 2023 L19.21 ity of Was


21









Common example of device interaction			
	us BUSY) Poll- Is device available?		
; //wait until device is not busy write data to data register Command parameterization			
write data to data register Command parameterization			
Doing so starts the device and executes the command			
while (STATUS == BUSY)			
: //wait until device is done with your request			



27









DEVICE I/O				
To interact with a device we must send/receive DATA				
Two general approaches:				
Programmed I/O (PIO):				
Port mapped I/O (PMIO)				
Memory mapped I/O (MMIO)				
Direct memory access (DMA)				
June 1, 2023	TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma			


Transfer Modes Maximum transfer rate				
Mode +	# •	(MB/s)	cycle time +	
PIO	0	3.3	600 ns	
	1	5.2	383 ns	
	2	8.3	240 ns	
	3	11.1	180 ns	
	4	16.7	120 ns	
Single-word DMA	0	2.1	960 ns	
	1	4.2	480 ns	
	2	8.3	240 ns	
Multi-word DMA	0	4.2	480 ns	
	1	13.3	150 ns	
	2	16.7	120 ns	
	3[34]	20	100 ns	
	4[34]	25	80 ns	
	0	16.7	240 ns + 2	
	1	25.0	160 ns + 2	
	2 (Ultra ATA/33)	33.3	120 ns + 2	
Ultra DMA	3	44.4	90 ns + 2	
Olira DMA	4 (Ultra ATA/66)	66.7	60 ns + 2	
	5 (Ultra ATA/100)	100	40 ns + 2	
	6 (Ultra ATA/133)	133	30 ns + 2	
	7 (Ultra ATA/167)[35]	167	24 ns + 2	




33




35




32







DIRECT MEMORY ACCESS (DMA)					
<ul> <li>Copy data in memory by offloading to "DMA controller"</li> <li>Many devices (including CPUs) integrate DMA controllers</li> <li>CPU gives DMA: memory address, size, and copy instruction</li> <li>DMA performs I/O independent of the CPU</li> <li>DMA controller generates CPU interrupt when I/O completes         <ul> <li>1: task 1</li> <li>2: task 2</li> </ul> </li> </ul>					
CPU 1 1 1 1 2 2 2 2 2 2 2 2 1 1 1					
DMA C C C					
Disk. 1 1 1 1 1					
Diagram of CPU utilization by DMA					
June 1, 2023 TCS5422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma					




39




41




38












OBJECTIVES = Chapter 37 = HDD Internals = Seek time = Rotational latency = Transfer speed = Capacity = Scheduling algorithms Intel 1,2021 ICS422: Operating Systems (Spring 2023) Intel 1,2023 ICS422: Operating Systems (Spring 2023) Intel 2,2023 ICS422: Operating Systems (Spring 2023) Intel 2,2023 ICS422: Operating Systems (Spring 2023) Intel 2,2023 ICS422: Operating Systems (Spring 2023) ICS42

45





47















50




51


















57




58




HDD I/O Data transfer Final phase of I/O: time to read or write to disk surface Complete I/O cycle: 1. Seek (accelerate, coast, decelerate, settle) 2. Wait on rotational latency (*until track aligns*) 3. Data transfer Mue 1, 2023 COSS22: Operating Systems (Spring 2023) School of Tegineering and Technology, University of Washington - Tacona







**TRACK SKEW - 2** June 1, 2023 L19.62

62






64



65




June 1, 2023


Capacity

RPM

Platters


Cache






SSTF – SHORTEST SEEK TIME FIRST Disk scheduling – which I/O request to schedule next Shortest Seek Time First (SSTF) Order queue of I/O requests by nearest track Rotates this way 32 33 34 2 SSTF: Scheduling Request 21 and 2 Spindle Issue the request to 21  $\rightarrow$  issue the request to 2 TCSS422: Operating Systems (Spring 2023) School of Engineering and Technology, Un June 1, 2023 L19.69

69



**DISK SCHEDULING ALGORITHMS** SCAN (SWEEP) Perform single repeated passes back and forth across disk Issue: if request arrives for a recently visited track it will not be revisited until a full cycle completes F-SCAN Freeze incoming requests by adding to queue during scan Cache arriving requests until later Delays help avoid starvation by postponing servicing nearby newly arriving requests vs. requests at edge of sweep Provides better fairness Elevator (C-SCAN) – circular scan Sweep only one direction (e.g. outer to inner) and repeat SCAN favors middle tracks vs. outer tracks with 2-way sweep TCSS422: Operating Systems (Spring 2023) School of Engineering and Technology, University of Washington - Tacoma




L19.71

71


June 1. 2023

L19.74


sity of Washington - Tacom








75



77



**OBJECTIVES - 6/1** 

Assignment 3: (Tutorial) Introduction to Linux Kernel Modules

Quiz 4 - Page Tables - Due June 8 @ 11:59am

Tutorial 3 - File Systems (Optional, Extra Credit)
 Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives

Memory Segmentation Activity + answers (available in Canvas)


Questions from 5/30


Practice Final Exam


June 1, 2023

74


Final exam - June 8 @ 3:40pm









81




83




80







QUESTION 4 - CACHE TRACING					
<ul> <li>Consider a 3-element cache with the cache arrival sequences below.</li> <li>Determine the number of cache hits and cache misses using each of the following cache replacement policies:</li> </ul>					
A. Optimal policy Arrival sequence: 5 3 7 5 3 1 0 7 1 6 4 3 2 1 3	<u>Working Cache</u> Cache 1: Cache 2: Cache 3:				
# Hits:					
June 1, 2023 TCSS122: Operating Systems (Spring 2023) School of Engineering and Technology, University of Washington - Tacoma					



87







6/1/2023

