

•

| | FEEDBACK - 4 | |
|---|---|---|
| 1 kilobyte (2 1,024 kilobyt 1,024 megab 1,024 gigaby | rounding is often acceptable: 1 0) = 1,024 bytes \Rightarrow 1,000 bytes 2 10) = 1 megabyte \Rightarrow 1,000,000 bytes 2 10) = 1 megabyte \Rightarrow 1,000,000,000 bytes 2 100 = 1 gigabyte \Rightarrow 1,000,000,000,000 bytes 2 110 = 1 terabyte \Rightarrow 1,000,000,000,000,000 bytes \Rightarrow 1 petabyte \Rightarrow 1,000,000,000,000,000 byte | s |
| May 25, 2023 | TCSS422: Operating Systems (Spring 2023) | |

131.072 8 589 934 592 562 949 953 421 312 17,179,869,184 1,125,899,906,842,624 262,144 524.288 34,359,738,368 2,251,799,813,685,248 1.048,576 68,719,476,736 4,503,599,627,370,496 2,097,152 137,438,953,472 9,007,199,254,740,992 4.194.304 274.877.906.944 18.014.398.509.481.984 8,388,608 549,755,813,888 2⁵⁵ 36,028,797,018,963,968 16,777,216 2⁴⁰ 1,099,511,627,776 72,057,594,037,927,936 33,554,432 144,115,188,075,855,872 67,108,864 4,398,046,511,104 288,230,376,151,711,744 134.217.728 8.796.093.022.208 576 460 752 303 423 488 268,435,456 17,592,186,044,416 1,152,921,504,606,846,976 213 8,192 536,870,912 35,184,372,088,832 2,305,843,009,213,693,952 2³⁰ 1,073,741,824 4,611,686,018,427,387,904 16,384 70,368,744,177,664 32,768 2.147.483.648 140.737.488.355.328 9,223,372,036,854,775,808 281,474,976,710,656 18,446,744,073,709,551,616 65,536 4,294,967,296 2 TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, Univ

10

12

9

| | FEEDBACK - 6 |
|---|--|
| memory? 1. 1,024 bytes 2. 1,024 kiloby 3. 1,024 mega 4. 1,024 gigab | ts are required to Index the following amounts of = 1 kilobyte (2^10) (tes = 1 megabyte (2^20) bytes = 1 gigabyte (2^30) ytes = 1 terabyte (2^40) bytes = 1 petabyte (2^50) |
| | |

FEEDBACK - 7

With paging, we divide an address space in fixed sized pieces (known as the page size)

Assuming a computer Indexes memory using 1 kilobyte memory pages (2^10)

How many unique pages are required to manage/index memory?

1 kilobyte (2^10) of memory

1 page

1 megabyte (2^20) of memory

1024 pages (2^10)

1 gigabyte (2^30) of memory

1,048,576 pages (2^20)

1 terabyte (2^40) of memory


1,073,741,824 pages (2^30)

1 petabyte (2^50) of memory

1,099,511,627,776 pages (2^40)

May 25, 2023


TCSS422. Operating Systems (Spring 2023)
School of Engineering and Technology, University of Washington - Tacoma



OBJECTIVES - 5/25

Questions from 5/23
Memory Segmentation Activity + answers (available in Canvas)
Assignment 2 - June 2
Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9
Final exam - Thursday June 8 @ 3:40pm
Quiz 4 - Page Tables - Due June 8 @ 11:59 am
Chapter 20: Paging: Smaller Tables
Smaller Tables, Multi-level Page Tables, N-level Page Tables
Chapter 21/22: Beyond Physical Memory
Swapping Mechanisms, Swapping Policies

13 14



ASSIGNMENT 3:
INTRODUCTION TO LINUX KERNEL MODULES

Assignment 3 provides an introduction to kernel programming by demonstrating how to create a Linux Kernel Module


Kernel modules are commonly used to write device drivers and can access protected operating system data structures

For example: Linux task_struct process data structure


Assignment 3 is scored in the Quizzes / Activities / Tutorials category

Lowest two grades in this category are dropped

16




FINAL EXAM - THURSDAY JUNE 8 @ 3:40PMTH Thursday June 8 from 3:40 to 5:40 pm Final (100 points) SHORT: similar number of questions as the midterm 2-hours • Focus on new content - since the midterm (~70% new, 30% before) Final Exam Review - Complete Memory Segmentation Activity Complete Quiz 4 Practice Final Exam Questions – 2nd hour of June 1st class session Individual work 2 pages of notes (any sized paper), double sided Basic calculators allowed NO smartphones, laptop, book, Internet, group work TCSS422: Operating Systems (Spring 2023) School of Engineering and Technology, University of Washington - Tacoma May 25, 2023 L17.18



OBJECTIVES - 5/25 Questions from 5/23 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 2 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 8 @ 3:40pm Quiz 4 - Page Tables - Due June 8 @ 11:59 am Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies May 25, 2023 L17.20


20


22





OBJECTIVES - 5/25 ■ Questions from 5/23 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 2 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 8 @ 3:40pm Quiz 4 - Page Tables - Due June 8 @ 11:59 am ■ Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies May 25, 2023 L17.22


21



















EXAMPLE - 2 256 total page table entries (64 bytes each) 1,024 bytes page table size, stored using 64-byte pages
 (1024/64) = 16 page directory entries (PDEs) Each page directory entry (PDE) can hold 16 page table entries (PTEs) e.g. lookups ■ 16 page directory entries (PDE) x 16 page table entries (PTE) = 256 total PTEs Key idea: the page table is stored using pages too! May 25, 2023 ting Systems (Spring 2023) eering and Technology, University of Washington - Tacoma L17.30

29 30





EXAMPLE - 3

For this example, how much space is required to store as a single-level page table with any number of PTEs?

16KB address space, 64 byte pages
256 page frames, 4 byte page size
1,024 bytes required (single level)

How much space is required for a two-level page table with only 4 page table entries (PTEs)?

Page directory = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)
128 bytes required (2 x 64 byte pages)
Savings = using just 12.5% the space !!!

For this example, how much space is required to store as a <u>single-level</u> page table with any number of PTES?

16KB address space, 64 byte pages, 256 page frames, 4 byte page size

PT

2¹⁴ → 16KB RAM

2⁶ → 64 bytes Pake STZE

2¹⁴/₂⁶ = 2⁸ → Pages 3-7256

excherkly costs 4 bytes

2 56 entres × 4 bytes = \$024 bytes

[KB]

Storage requirement: bytes required (single level)

33

How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)? (one page each for code segment, stack segment, heap segment, data segment) 16KB address space, 64 byte pages, 255 page frames, 4 byte page staces, 40 byte pages. 8 bIT VPN 64 byte PAGE size PD COPE 0 • 16 × 64 STACK 24 × 26 210 15 15 NULL 1,024 bytes 16 × 4 bytes 16 x 4 bytes 64 bytes 64 bytes 128 by tes 12019 896 SAVINGS IN BYTES Page directory = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)
Store requirement = 128 bytes required (2 x 64 byte pages)
Savings = 128/1074=12.5% 35

32-BIT EXAMPLE

Consider: 32-bit address space, 4KB pages, 2²⁰ pages
Only 4 mapped pages

Single level: 4 MB (we've done this before)

Two level: (old VPN was 20 bits, split in half)
Page directory = 2¹⁰ entries x 4 bytes = 1 x 4 KB page
Page table = 4 entries x 4 bytes (mapped to 1 4KB page)

KBKB (8,192 bytes) required
Savings = using just .78 % the space !!!

100 sparse processes now require < 1MB for page tables


KB x 100 = 800KB

May 25, 2023


Tissat 2: Operating Systems (Spring 2023)
School of Engineering and Technology, University of Washington - Tacoma


36


34
















41 42





```
ADDRESS TRANSLATION CODE

// 5-level Linux page table address lookup
//
// Inputs:
// mm_struct - process's memory map struct
// vpage - virtual page address

// Define page struct pointers
pgd_t *pgd;
p4d_t *p4d;
pud_t *pud;
pmd_t *pud;
pmd_t *pmt;
pte_t *pte;
struct page *page;


Mmy 15, 2023 TCS5422: Operating Systems [Spring 2023]
School of Engineering and Technology, University of Washington -Tacoma
```

ADDRESS TRANSLATION - 2 if (pgd none (*pgd) || pgd bad (*pgd)) for the process, returns the PGD entry that return 0;
p4d = p4d_offset(pgd, vpage);
if (p4d_none(*p4d) || p4d_bad(*p4d)) covers the requested address... p4d/pud/pmd_offset(): Takes a vpage address and the pgd/p4d/pud entry and returns the relevant p4d/pud/pmd. return 0; return 0;
= pud_offset(p4d, vpage);
(pud_none(*pud) || pud_bad(*pud))
return 0; pmd = pmd_offset(pud, vpage);
if (pmd_none(*pmd) || pmd_bad(*pmd))
 return 0;
if (!(pte = pte_offset_map(pmd, vpage)))
 return 0; pte_unmap() if (!(page = pte_page(*pte)))
 return 0; , porary kernel mapping return 0; physical_page addr = page_to_phys(page) pte unman(ntal. pte_unmap(pte);
return physical_page_addr; // param to send back TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma May 25, 2023 L17.46

46

45

Movement of Exposure of E




MULTI LEVEL PAGE TABLE EXAMPLE - 3 Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes: • 6 bits for the Page Directory Index (PDI) • 6 bits for the Page Table Index (PTI) 12 offset bits 8 status bits • (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages? HINT: we need to allocate one Page Directory and one Page Table.. HINT: how many entries are in the PD and PT May 25, 2023 L17.50

50


52


54


49




ANSWERS ■ #1 - 4096 pages #2 - 12 bits #3 - 12 hits #4 - 4 bytes #5 - 4096 x 4 = 16,384 bytes (16KB) #6 - 6 bits #7 - 6 bits #8 - 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes #9 - 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB) ■ #10- 512/16384 = .03125 → 3.125% TCSS422: Operating Systems (Spring 2023)
School of Engineering and Technology, University of Washington - Tacoma May 25, 2023 L17.52













OBJECTIVES - 5/25 ■ Questions from 5/23 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 2 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 8 @ 3:40pm Quiz 4 - Page Tables - Due June 8 @ 11:59 am Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms
Swapping Policies May 25, 2023 L17.58

58




SWAP SPACE - 2 ■ The size of the swap space can be seen using the Linux free command: "free -h' buff/cache 4.4G available 17G With sufficient disk space, a common allocation is to create Swap space greater than or equal to physical RAM TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma May 25, 2023 L17.60

59 60




PAGE LOCATION ■ Memory pages are: Stored in memory Swapped to disk ■ Present bit In the page table entry (PTE) indicates if page is present ■ Page fault Memory page is accessed, but has been swapped to disk May 25, 2023 L17.62

62





PAGE REPLACEMENTS Page daemon Background threads which monitors swapped pages Low watermark (LW) Threshold for when to swap pages to disk Daemon checks: free pages < LW</p> Begin swapping to disk until reaching the highwater mark High watermark (HW) Target threshold of free memory pages Daemon free until: free pages >= HW May 25, 2023 L17.64

64



REPLACEMENT POLICIES 66





FIFO REPLACEMENT

Queue based

Always replace the oldest element at the back of cache
Simple to implement
Doesn't consider importance... just arrival ordering
Consider a 3-element empty cache with the following page accesses:

0 1 2 0 1 3 0 3 1 2 1

What is the hit/miss ratio?

4 hits

TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Ta

L17.69

How is FIFO different than LRU?

RANDOM REPLACEMENT

Pick a page at random to replace
Simple and fast implementation
Performance depends on luck of random choices
0 1 2 0 1 3 0 3 1 2 1

69

May 25, 2023

HISTORY-BASED POLICIES ■ LRU: Least recently used Always replace page with oldest access time (front) Always move end of cache when element is read again LRU requires constant reorganization of the cache Considers temporal locality (when pg was last accessed) What is the hit/miss ratio? 0 1 2 0 1 3 0 3 1 2 1 6 hits ■ LFU: Least frequently used Always replace page with the fewest # of accesses (front) Incorporates frequency of use - must track pg accesses Consider frequency of page accesses Hit/miss ratio is=6 hits 0 1 2 0 1 3 0 3 1 2 1 TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma May 25, 2023


Consider a 3-element cache. With a FIFO replacement policy, how many hits occur with the following page access sequence:
12013120213


2 hits
3 hits
4 hits
5 hits
6 hits

May 25, 2026 the presentation benefits designed the characteristic of the presentation of the pr

72

70





73

WORKLOAD EXAMPLES: 80/20

80/20 Workload

• Perform 10,000 page accesses, against set of 100 pages

• 80% of accesses are to 20% of pages (hot pages)

• 20% of accesses are to 80% of pages (cold pages)

The 80-30 Workload

The 80-30 Workload

LRU is more likely to hold onto hot pages

(recalls history)

May 25, 2023

TCS522: Operating Systems (Spring 2023)
School of Engineering and Technology, University of Washington - Tacoma

WORKLOAD EXAMPLES: SEQUENTIAL

Looping sequential workload

**Refer to 50 pages in sequence: 0, 1, ..., 49

**Repeat loop

The Looping-Sequential Workload

OFT

OFT

OFT

ORANO

Algorithms should provide

"scan resistance"

May 25, 2023

TSC502: Operating Systems (Spring 2023)
School of Engineering and Technology, University of Washington - Tacoma

LT7.76

76

75

With small cache sizes, for the looping sequential workload, why do FIFO and LRU fail to provide cache hits?

Cache hits in this scenario require consideration of how frequently accessed memory is for cache replacement.

Memory accesses are unpredictable and too random. Unpredictable accesses require a random cache replacement policy for cache hits.

Memory accesses to elements that are accessed repeatedly are too spread apart temporally to benefit from caching.

Untilke Random cache replacement, both FIFO and LRU fail to speculate memory accesses in advance to improve caching.

None of the above

IMPLEMENTING LRU

Implementing last recently used (LRU) requires tracking access time for all system memory pages

Times can be tracked with a list

For cache eviction, we must scan an entire list

Consider: 4GB memory system (2³²), with 4KB pages (2¹²)


This requires 2²0 comparisons !!!


Simplification is needed

Consider how to approximate the oldest page access

| CCS42²: Operating Systems (Spring 2023) | School of Engineering and Technology, University of Washington -Taxoma | 117.78

77 78





 WHEN TO LOAD PAGES

■ On demand → demand paging

■ Prefetching
■ Prefetching
■ Preload pages based on anticipated demand

■ Prediction based on locality
■ Access page P, suggest page P+1 may be used

■ What other techniques might help anticipate required memory pages?

■ Prediction models, historical analysis
■ In general: accuracy vs. effort tradeoff
■ High analysis techniques struggle to respond in real time

| May 25, 2023 | TCSS422: Operating systems [Spring 2023] | School of Engineering and Technology, University of Washington - Tacoma | 117.42

82

84

81

 OTHER SWAPPING POLICIES - 2

Working sets
Groups of related processes
When thrashing: prevent one or more working set(s) from running
Temporarily reduces memory burden
Allows some processes to run, reduces thrashing

Slides by Wes J. Lloyd

