



**ONLINE DAILY FEEDBACK SURVEY** Daily Feedback Quiz in Canyas – Available After Fach Class Extra credit available for completing surveys ON TIME Tuesday surveys: due by ~ Wed @ 11:59p Thursday surveys: due ~ Mon @ 11:59p = TCSS 422 A > Assignments Sevine 2021 Home Ann Upcoming Assignments Zoom Syllabus TCSS 422 - Online Daily Feedback Survey - 4/1 Assignments TCSS422: Computer O School of Engineering May 23, 2023 L16.3

3











**OBJECTIVES - 5/23** Questions from 5/18 Assignment 2 - June 2 Quiz 3 - Synchronized Array - June 2 Tutorial 2 - Pthread, locks, conditions tutorial -May 26 Assignment 3 (as a Tutorial) - June 9 Quiz 4 - Page Tables - To be posted Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma May 23, 2023 L16.9 9



10











15



17











21



23



NOW FOR AN ENTIRE OS
 If 4 MB is required to store one process
 Consider how much memory is required for an entire OS?

 With for example 100 processes...

 Page table memory requirement is now 4MB x 100 = 400MB
 If computer has 4GB memory (maximum for 32-bits), the page table consumes 10% of memory

 400 MB / 4000 GB
 Is this efficient?











27



29

(3) HOW BIG ARE PAGE TABLES?				
Page tables are too big to store on the CPU				
Page tables are stored using physical memory				
Paging supports efficiently storing a sparsely populated address space				
<ul> <li>Reduced memory requirement Compared to base and bounds, and segments</li> </ul>				
May 23, 2023	TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma	26		

PAGING MEMORY ACCESS // Extract the VPN from the virtual address
VPN = (VirtualAddress & VPN\_MASK) >> SHIFT 3. // Form the address of the page-tabl
PTEAddr = PTBR + (VPN \* sizeof(PTE)) 4. -table entry (PTE) 6. 7. 8. PTE = AccessMemory(PTEAddr) 9. 10. 11. // check if process can if (PTE.valid == False) access the page 12. 13. 14. 15. 16. RaiseException(SEGMENTATION\_FAULT) else if (CanAccess(PTE.ProtectBits) == False) RaiseException(PROTECTION\_FAULT) else ccess is d sical address and fetch it offset = VirtualAddress & OFFSET\_MASK PhysAddr = (PTE.PFN << PFN\_SHIFT) | offset Register = AccessMemory(PhysAddr) 17. 18 19 TCSS422: Operating School of Engineeri May 23, 2023 L16.28 ng and Tex rsity of Wa











33









L16.38





39



41









45



47



44



46







51



53



50











56



57











PAGING: USE LARGER PAGES				
<ul> <li>Larger pages = 16KB = 2<sup>14</sup></li> <li>32-bit address space: 2<sup>32</sup></li> <li>2<sup>18</sup> = 262,144 pages</li> </ul>				
$\frac{2}{2}$	$\frac{32}{14} * 4 = 1MB$ per page table			
Memory requirement cut to 1/4				
However pages are huge				
Internal fragmentation results				
E 16KB page(s) allocated for small programs with only a few variables				
May 23, 2023	TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, University of Washington - Tacoma			



63





62









4 <u>GB computer (2^32) and 4KB pages (2^12)</u>
1. How much space is required for a 2-level page table with one page directory (PD) and one page table (PT)?
2. How much memory can a single PD pointing to a single PT address?

68



69

















75



76



77



MORE THAN TWO LEVELS - 2						
<ul> <li>Page table entries per page = 512 / 4 = 128</li> <li>7 bytes - for page table index (PTI)</li> </ul>						
30 29 28 77 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	VPN	offset				
	Flag	Detail				
	Virtual address	30 bit				
	Page size	512 byte				
	VPN	21 bit				
	Offset	9 bit				
	Page entry per page	128 PTEs				











80







ADDRESS TRANSLATION - 2				
<pre>pgd = pgd_offset if (pgd_none(*pg     return 0;</pre>	t(mm, vpage); gd)    pgd_bad(*pgd))	pgd_offset(): Takes a vpage address and the mm_struct for the process, returns the PGD entry that covers the requested address		
<pre>p4d = p4d_offset if (p4d_none(*p4 return 0; pud = pud_offset if (pud none(*pu</pre>	<pre>t(pgd, vpage); id)    p4d_bad(*p4d)) t(p4d, vpage); id)    pud bad(*pud))</pre>	<b>p4d/pud/pmd_offset():</b> Takes a vpage address and the pgd/p4d/pud entry and returns the relevant p4d/pud/pmd.		
<pre>return 0; pmd = pmd_offset if (pmd_none(*pm return 0; if (!(pte = pte</pre>	t(pud, vpage); nd)    pmd_bad(*pmd))	e)))		
<pre>return 0; if (!(page = pte return 0; physical_page_ac pte_unmap(pte);</pre>	<pre>a_page(*pte))) ddr = page_to_phys(pa</pre>	ge) fte_unmap() release temporary kernel mapping for the page table entry		
May 23, 2023	_page_addr; // param TCSS422: Operating Systems [Spring 2023] School of Engineering and Technology, Unive	rsity of Washington - Tacoma		







89



86











