





	MATERIAL / PACE	
today's class = 1-mostly revi = <u>Average – 6.</u> = Please rate t = 1-slow, 5-jus	ify your perspective on material covered in (38 respondents): ew, 5-equal new/review, 10-mostly new <u>62 (↑ from 6.29)</u> he pace of today's class: t right, 10-fast <u>84 (↑ from 5.70)</u>	1
May 28, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	L17.3





F	FEEDBACK FROM 5/26	
May 28, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	L17.5









































































































 Design considered on the second second		ions			
		f DRAM			
Action		Latency (ns)	(µs)		
L1 cache reference		0.5ns			
L2 cache reference		7 ns		14x L1 cache	
Mutex lock/unlock		25 ns			
Main memory reference		100 ns		20x L2 cache, 200x L1	
Read 4K randomly from SSD*		150,000 ns	150 µs	~1GB/sec SSD	
Read 1 MB sequentially from r	nemory	250,000 ns	250 µs		
Read 1 MB sequentially from SSD*		1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory	
Read 1 MB sequentially from disk		20,000,000 ns	20,000 µs	20 ms 80x memory, 20X SSD	
Latency numbers From: https://gist.glub.club.club.club.club.club.club.club.c		<u>programmer</u> om/jboner/284			





		SWAP	P SPAC	E - 2		
	size of the nand: "fre	e swap space ee -h"	e can be s	een usir	ng the Linu	x free
wlloyd@dio Mem: Swap:	one:~\$ free total 30G <u>3</u> 1G	-h used 11G 0B	free 14G 31G	shared 1.3G	buff/cache 4.4G	available 17G
Swap:	310	08	316			
With	sufficien	t disk space	, a comm	on alloca	ation is to	create
		t disk space reater than c				create
		-				create
		-				create



























































































	CANONICAL DEVICE				
Consider an a	Consider an arbitrary canonical "standard/generic" device				
Registers:	Status Command Data	interface			
Micro-controlle Memory (DRAN Other Hardward	I or SRAM or both)	internals			
	Canonical Device				
Two primary	Two primary components				
Interface (registers for communication)					
Internals: Local CPU, memory, specific chips, firmware					
(embedded software)					
May 26, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington	on - Tacoma	4		






















	Transfe	er Modes	
Mode 🗢	# +	Maximum transfer rate (MB/s)	cycle time +
PIO	0	3.3	600 ns
	1	5.2	383 ns
	2	8.3	240 ns
	3	11.1	180 ns
	4	16.7	120 ns
Single-word DMA	0	2.1	960 ns
	1	4.2	480 ns
	2	8.3	240 ns
Multi-word DMA	0	4.2	480 ns
	1	13.3	150 ns
	2	16.7	120 ns
	3[34]	20	100 ns
	4[34]	25	80 ns
Ultra DMA	0	16.7	240 ns ÷ 2
	1	25.0	160 ns ÷ 2
	2 (Ultra ATA/33)	33.3	120 ns ÷ 2
	3	44.4	90 ns + 2
	4 (Ultra ATA/66)	66.7	60 ns ÷ 2
	5 (Ultra ATA/100)	100	40 ns ÷ 2
	6 (Ultra ATA/133)	133	30 ns ÷ 2
	7 (Ultra ATA/167)[35]	167	24 ns ÷ 2



























































































TRANSFER SPEED					
■ I/O Tir	me $T_{I/O} =$	$T_{seek} + T_{rotation} + T_{tran}$	sfer		
■ The ra	te of I/O	$R_{I/O} = \frac{Size_{Transfer}}{T_{I/O}}$			
		Cheetah 15k	5 Barracuda		
	Capacity	/ 300 GB	1 TB		
	RPM	15,000	7,200		
	Average Se	eek 4 ms	9 ms		
	Max Trans	fer 125 MB/s	105 MB/s		
	Platters	4	4		
	Cache	16 MB	16/32 MB		
	Connects	Via SCSI	SATA		
Disk Drive Specs: SCSI Versus SATA					
		SS422: Operating Systems [Spring 2 hool of Engineering and Technology	020] , University of Washington - Tacoma	L17.114	





DISK SCHEDULING		
Disk scheduler: determine how to order I/O requests		
Multiple levels - OS and HW		
OS: provides ordering		
HW: further optimizes using intricate details of physical HDD implementation and state		
May 26, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	

