






LI	NEAR PAGE TABLES - 2	
<ul> <li>Page tables sto</li> <li>Support store</li> </ul>	ored in RAM	
= m		
■ Pag		
	age tables are <u>TOO BIG</u> and	
CO	nsume <u>TOO MUCH</u> memory.	
	Need Solutions !!	
■ Con		
Requires ~40	00 MB of RAM to store page tables	
for virtual to	physical address translation	
	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	L16.17






































































ADD	DRESS TRANSL	ATION - 2
return 0;	d)    pgd_bad(*pgd))	<b>pgd_offset():</b> Takes a vpage address and the mm_struct for the process, returns the PGD entry that covers the requested address
return 0; pud = pud_offset	d)    p4d_bad(*p4d))	<b>p4d/pud/pmd_offset():</b> Takes a vpage address and the pgd/p4d/pud entry and returns the relevant p4d/pud/pmd.
return 0;	(pud, vpage); d)    pmd_bad(*pmd)) offset_map(pmd, vpage	e)))
return 0; if (!(page = pte_ return 0; physical page add	_page(*pte))) dr = page_to_phys(pag	<b>pte_unmap()</b> release temporary kernel mapping for the page table entry
<pre>pte_unmap(pte);</pre>	page_addr; // param	
	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, Univer	rsity of Washington - Tacoma













































	ANSWERS	
<ul> <li>#1 - 4096 pag</li> <li>#2 - 12 bits</li> <li>#3 - 12 bits</li> <li>#4 - 4 bytes</li> <li>#5 - 4096 x 4</li> <li>#6 - 6 bits</li> <li>#7 - 6 bits</li> </ul>	jes = 16,384 bytes (16KB)	
<ul> <li>#8 - 256 bytes 256 bytes</li> <li>#9 - 64 entries With 12 offset</li> </ul>	o for Page Directory (PD) o for Page Table (PT) s, where each entry maps bits, can address 262,144 84 = .03125 → 3.125%	TOTAL = 512 bytes a 4,096 byte page
	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of W	/ashington - Tacoma











-	nsidera			
SSDs 4x th				
HDDs 80x	the time	e of DRAM		
Action		Latency (ns)	(µs)	
L1 cache reference		0.5ns		
		7 ns		14x L1 cache
L2 cache reference				
L2 cache reference Mutex lock/unlock		25 ns		
		25 ns 100 ns		20x L2 cache, 200x L1
Mutex lock/unlock	SD*		150 μs	20x L2 cache, 200x L1 ~1GB/sec SSD
Mutex lock/unlock Main memory reference		100 ns	150 μs 250 μs	
Mutex lock/unlock Main memory reference Read 4K randomly from St	rom memory	100 ns 150,000 ns		





	PAGE FA	\ULT
step	os in to handle the page	fault
adin	g page from disk require	os a free memory nage
		s a nee memory page
ge-Fa	ault Algorithm	
	ault Algorithm	
1:	PFN = FindFreePhysicalPage()	// no free page found
1: 2:	PFN = FindFreePhysicalPage() if (PFN == -1)	<pre>// no free page found // run replacement algorithm</pre>
1:	<pre>PFN = FindFreePhysicalPage() if (PFN == -1)</pre>	// run replacement algorithm
1: 2: 3:	PFN = FindFreePhysicalPage() if (PFN == -1)	// run replacement algorithm
1: 2: 3: 4:	<pre>PFN = FindFreePhysicalPage() if (PFN == -1)</pre>	<pre>// run replacement algorithm // sleep (waiting for I/0)</pre>
1: 2: 3: 4: 5:	<pre>PFN = FindFreePhysicalPage() if (PFN == -1)         PFN = EvictPage() DiskRead(PTE.DiskAddr, pfn) PTE.present = True</pre>	<pre>// run replacement algorithm // sleep (waiting for I/O) // set PTE bit to present</pre>

