



















L12.10

	OBJECTIVES - 5/12
Questions from	15/7
Midterm review	/
Assignment 2 (based on Ch. 30)
Chapter 32: Co	ncurrency Problems
Deadlock causes	
Deadlock prevention	
Chapter 13: Int	roduction to memory virtualization
The address s	space
Goals of OS n	nemory virtualization
Chapter 14: Me	emory API
Common mer	mory errors
Chapter 15: Ad	dress translation
Base and bou	inds
HW and OS S	upport
May 12, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology University of Washington - Tacoma











REASONS FOR DEADLOCKS			
 Complex cod Must avoid c Encapsulatio Easy-to-use a Programmed Consider the 	 Complex code Must avoid circular dependencies - can be hard to find Encapsulation hides potential locking conflicts Easy-to-use APIs embed locks inside Programmer doesn't know they are there Consider the Java Vector class: 		
	1 Vector v1, v2; 2 v1.AdAll(v2);		
Vector is thread safe (synchronized) by design			
 If there is a v2.AddAll(v1); call at nearly the same time deadlock could result 			
May 12, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma		

Four co	nditions are required for dead lock to occu	
Condition	Description	
Autual Exclusion	Threads claim exclusive control of resources that they require.	
Hold-and-wait	Threads hold resources allocated to them while waiting for additional resources	
No preemption	Resources cannot be forcibly removed from threads that are holding them.	
Circular wait	There exists a circular chain of threads such that each thread holds one more resources that are being requested by the next thread in the chain	





MUTUAL EXCLUSION: LIST INSERTION			
Consider list	tinsertion		
1 void i 2 na 4 n- 5 n- 6 he 7)	<pre>nsert(int value)(det * n = malloc(sizeof(node_t)); sert(n != NULL); vvalue value; value; value; ad = n; }</pre>		
May 12, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	L12.23	



• Wait	free (no lock) implementation	
	<pre>1 void insert(int value) { 2 node_t * n = malloc(sizeof(node_t)); 3 assert(n != NULL); 4 n->value = value; 5 do { 6 n->next = head; 7 } while (CompareAndSwap(shead, n->next, n)); 8 }</pre>	
■Assia ■Only	n &head to n (new node ptr) when head = n->next	

■ <u>Four co</u>	nditions are required for dead lock to occur		
Condition	Description		
Mutual Exclusion	Threads claim exclusive control of resources that they require.		
Hold-and-wait	Threads hold resources allocated to them while waiting for additional resources Resources cannot be forcibly removed from threads that are holding them.		
No preemption			
Circular wait	There exists a circular chain of threads such that each thread holds one more resources that are being requested by the next thread in the chain		
	resources that are being requested by the next thread in the chain		









5/1	4/2	020

Four conditions are required for dead lock to occur		
Condition	Description	
Mutual Exclusion	Threads claim exclusive control of resources that they require.	
Hold-and-wait	Threads hold resources allocated to them while waiting for additional resources	
No preemption	Resources cannot be forcibly removed from threads that are holding them.	
Circular wait	There exists a circular chain of threads such that each thread holds one more resources that are being requested by the next thread in the chain	



	CONDITIONS FOR DEADLOCK		
	If any of the following conditions DOES NOT EXSIST, describe why deadlock can not occur?		
	Condition	Description	
	Mutual Exclusion	Threads claim exclusive control of resources that they require.	
	Hold-and-wait	-wait Threads hold resources allocated to them while waiting for additional resources	
⇒	No preemption Resources cannot be forcibly removed from threads that are holding them.		
÷	Circular wait There exists a circular chain of threads such that each thread holds one more resources that are being requested by the next thread in the chain		
	May 12, 2020 TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma L12.33		







INTELLIGENT SCHEDULING - 3
Scheduler produces schedule
CPU 1 T4 CPU 2 T1 T2 T3
 Scheduler must be conservative and not take risks Slows down execution - many threads
There has been limited use of these approaches given the difficulty having intimate lock knowledge about every thread
May 12, 2020 TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma L12.37



































	OBJECTIVES - 5/12		
Questions from	n 5/7		
= Midterm review	N STATES AND A STA		
Assignment 2	(based on Ch. 30)		
Chapter 32: Co	ncurrency Problems		
Deadlock car	JSES		
Deadlock pre	evention		
= Chapter 13: In	troduction to memory virtualization		
The address	space		
Goals of OS	memory virtualization		
Chapter 14: M	emory API		
Common me	mory errors		
Chapter 15: Ac	idress translation		
Base and bo	unds		
HW and OS S	upport		_
May 12, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma	L12.55	





















SYSTEM CALLS			
■brk(), sbrk()		
 Used to change data segment size (the end of the heap) Don't use these 			
■Mmap(), m	<pre>Mmap(), munmap()</pre>		
Can be used to create an extra independent "heap" of memory for a user program			
■ See man page			
May 12, 2020	TCSS422: Operating Systems [Spring 2020] School of Engineering and Technology, University of Washington - Tacoma		













DYNAMIC RELOCATION OF PROGRAMS			
Hardware requirements:			
Requirements		HW support	
Privileged mode		CPU modes: kernel, user	
Base / bounds registers		Registers to support address translation	
Translate virtual addr; check if in bounds		Translation circuitry, check limits	
Privileged instruction(s) to update base / bounds regs		Instructions for modifying base/bound registers	
Privileged instruction(s) to register exception handlers		Set code pointers to OS code to handle fa	ults
Ability to raise exceptions		For out-of-bounds memory access, or attempts to access privileged instr.	
May 12, 2020	TCSS422: Operating Syste School of Engineering an	ems [Spring 2020] d Technology, University of Washington - Tacoma	12.74









Slides by Wes J. Lloyd







