



F	EEDBACK FROM 12/3	
■ Program 3		
■ Write to a pro	c file?	
Once we have pages on that	a reference to a process, we then traverse process?	
December 5, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L19.2


FEEDBACK - 2		
Which I/O Devices work better with interrupts (other than keyboard)?		
■ Interrupt driven I/O is off-loaded from the CPU		
Via Directory Memory Access (DMA) controller		
<ul> <li>CPU non involved in the data transfer</li> </ul>		
<ul> <li>Interrupts enable a context-switch to notify data is availab</li> </ul>	е	
<ul><li>Examples: ISA, PCI bus</li></ul>		
Polled I/O Is programmed I/O		
Data transfers fully occupy CPU for entire data transfer		
CPU unavailable for other work		
<ul> <li>Examples: ATA (parallel ports), legacy serial/parallel ports, PS/2 keyboard/mouse, MIDI, joysticks</li> </ul>		
December 5, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology University of Washington - Taroma	L19.3	










































## INTERRUPTS VS POLLING - 3 Intially poll, then sleep and use interrupts Livelock problem Common with network I/O Many arriving packets generate many many interrupts Overloads the CPU! No time to execute code, just interrupt handlers! Livelock optimization Coalesce multiple arriving packets (for different processes) into fewer interrupts Must consider number of interrupts a device could generate


DEVICE I/O		
■To interact DATA	with a device we must send/receive	
■There are t	wo general approaches:	
•Programn	ned I/0 (PI0)	
Direct me	mory access (DMA)	
December 5, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L19.20

	Transfe	er Modes	
Mode ◆	# •	Maximum transfer rate (MB/s)	cycle time +
	0	3.3	600 ns
	1	5.2	383 ns
PIO	2	8.3	240 ns
	3	11.1	180 ns
	4	16.7	120 ns
	0	2.1	960 ns
Single-word DMA	1	4.2	480 ns
	2	8.3	240 ns
	0	4.2	480 ns
	1	13.3	150 ns
Multi-word DMA	2	16.7	120 ns
	3[34]	20	100 ns
	4[34]	25	80 ns
	0	16.7	240 ns ÷ 2
	1	25.0	160 ns ÷ 2
	2 (Ultra ATA/33)	33.3	120 ns ÷ 2
Ultra DMA	3	44.4	90 ns + 2
Oltra DMA	4 (Ultra ATA/66)	66.7	60 ns + 2
	5 (Ultra ATA/100)	100	40 ns ÷ 2
	6 (Ultra ATA/133)	133	30 ns + 2
	7 (Ultra ATA/167)[35]	167	24 ns + 2



PIO DEVICES		
Legacy serial	ports	
■ Legacy paralle	el ports	
■ PS/2 keyboar	d and mouse	
■ Legacy MIDI, j	oysticks	
Old network in	nterfaces	
December 5, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L19.23

PROG	RAMMED I/O DEVICE (PIO) INTERACTION	
■Two primar	y PIO methods	
■Port mapp	ed I/O (PMIO)	
<ul><li>Memory mapped I/O (MMIO)</li></ul>		
December 5, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L19.24



MEMORY MAPPED I/O (MMIO)		
<ul> <li>Device's memory is mapped to CPU memory</li> <li>Tenet of RISC CPUs: instructions are eliminated, CPU is simpler</li> </ul>		
Old days: 16-bit CPUs didn't have a lot of spare memory space	٤	
Today's CPUs: 32-bit (4GB addr space) & 64-bit (128 TB addr space)		
Regular CPU instructions used to access device: mapped to memory		
Devices monitor CPU address bus and respond to their addresses		
I/O device address areas of memory are reserved for I/O		
Must not be available for normal memory operations.		
December 5, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma L19.	26	

DIRECT MEMORY ACCESS (DMA)
<ul> <li>Copy data in memory by offloading to "DMA controller"</li> <li>Many devices (including CPUs) integrate DMA controllers</li> <li>CPU gives DMA: memory address, size, and copy instruction</li> <li>DMA performs I/O independent of the CPU</li> </ul>
■ DMA controller generates CPU interrupt when I/O completes
1 : task1 2 : task2 C : copy data from memory
CPU 1 1 1 1 2 2 2 2 2 2 2 1 1 1
DMA C C C
Disk 1 1 1 1 1
Diagram of CPU utilization by DMA
December 5, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

## 

DEVICE INTERACTION		
■ The OS must	interact with a variety of devices	
■ Example: for	DISK I/O consider the variety of disks:	
SCSI, IDE, USB flash drive, DVD, etc.		
Device drivers use abstraction to provide general interfaces for vendor specific hardware		
■ In Linux: block devices		
December 5, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L19.29

