



FEEDBACK - 2

Which (free space) memory allocation strategy does <u>Ubuntu use?</u>

• Overview from:

November 26, 2018

https://en.wikibooks.org/wiki/The_Linux_Kernel/Memory
https://zgqallen.github.io/2017/08/03/linux-glic-mmoverview/

> TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma





COMPONENTS

- Memory Management Unit (MMU) HW module on CPU, integrates "TLB", supports virtual memory address translation
- Buddy Allocator Algorithm to allocate/reclaim page frames from physical memory
 - Provides memory pages to consumers such as OS slab allocators (obj caches), kmalloc
 - Page frames managed in a group for buddy allocation in sizes of 2ⁿ where (size=1,2,4,8,16,32,64,128,256,512,1024...)
 - Memory Zones: DMA/DMA32 (Direct Memory Access) for device I/O, NORMAL, and HIGHMEM (32-bit machines)
 - See /proc/zoneinfo
- Slab Allocator allocates OS object caches OS structs less than 4kb provides efficient memory mgmt. for frequently used OS structs TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

L16.5

L16.6

November 26, 2018

COMPONENTS - 2

- Kswapd kernel swap daemon maintains memory swap space in response to memory demands exceeding physical memory capacity
- Pages can be swapped to disk to reclaim physical memory
- Page frames carry state info to track what to do w/ a page • FREE: available
 - ACTIVE: can't swap

November 26, 2018

- INACTIVE DIRTY: no longer used, but modified page
- INACTIVE LAUNDERED: modified page, currently updating to disk
- INACTIVE CLEAN: no longer being used, can be swapped out
- <u>Bdflush</u> legacy, simple kernel daemon (pdflush thread) to ensure that dirty pages were periodically written to the underlying storage device - now a separate thread is maintained per device TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

Slides by Wes J. Lloyd















PAGING	: ADDRESS TRANSLATION
 PAGE: Has two VPN: Virtual P Offset: Offset 	address components Page Number within a Page
	VPN offset Va5 Va4 Va3 Va2 Va1 Va0
Example: Page Size: 16-b	vytes, Address Space: 64-bytes
November 26, 2018	Iteration Iteration <t< td=""></t<>







PAGE TRANSLATION EXAMPLE

- Can you go over an example of the page table (address) translation?
- Example:
- Consider a 64kb computer with 256-byte pages
- Consider a simple hello world program
 Program has only 4 memory pages
 1 code page, 1 stack page, 1 heap page, 1 data segment page
- (1) How many 256-byte memory pages can the computer hold?
- (VPN) The operating system provides each user program a 64kb virtual address space.
- (2) How many VPN bits are required to index any virtual page?

L16.15

November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

EXAMPLE - 2			
(3) To reference any individual byte on a 256-byte page, how many bits are required (OFFSET bits)?			
A single-level page table provides a one-dimensional array to look up the physical frame number of each virtual memory page			
Each page table entry (PTE) is like a record. It contains the Physical Frame Number (PFN) and status bits for the page			
PTE example with 20-bit PTE:			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PFN v k 0 4 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
An x86 Page Table Entry(PTE)			
November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma L16.16			













Slides by Wes J. Lloyd









PAGE TABLE ENTRY			
 P: present R/W: read/write bit U/S: supervisor A: accessed bit D: dirty bit PEN: the page frame number 			
31. 30. 29. 28. 27. 26. 55. 34. 29. 22. 21. 20. 19. 16. 17. 16. 15. 14. 13. 12. 11. 10. 9. 8. 7. 6. 5. 4. 3. 2. 1. 0 PFN の 協会 の に の に の に の に の の の の の の の の の の の			
November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology. University of Washington- Tacoma L16.25			



PAGE TABLE ENTRY - 2

- Common flags:
- Valid Bit: Indicating whether the particular translation is valid.
- Protection Bit: Indicating whether the page could be read from, written to, or executed from
- Present Bit: Indicating whether this page is in physical memory or on disk(swapped out)
- Dirty Bit: Indicating whether the page has been modified since it was brought into memory
- Reference Bit(Accessed Bit): Indicating that a page has been accessed
 November 26, 2018 TCS5422: Operating Systems [Fall2018]
 School of Engineering and Technology, University of Washington-Tacoma
 Li5.26





PAGING MEMORY ACCESS			
1. 2.	// Extract the VPN from the virtual address VPN = (VirtualAddress & VPN_MASK) >> SHIFT		
3. 4. 5.	// Form the address of the page-table entry (PTE) PTEAddr = PTBR + (VPN * sizeof(PTE))		
6. 7. 8.	<pre>// Fetch the PTE PTE = AccessMemory(PTEAddr)</pre>		
9. 10. 11.	<pre>// Check if process can access the page if (PTE.valid == False)</pre>		
12. 13. 14.	RaiseException(SEGMENTATION_FAULT) else if (canAccess(PTE.ProtectBits) == False) RaiseException(PROTECTION_FAULT)		
15. 16.	else // Access is OK: form physical address and fetch it offert - virtualAddress & offert Hack		
18. 19.	PhysAddr = (PTE.PFN << PFN_SHIFT) offset Register = AccessMemory(PhysAddr)		
Nove	ember 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma		

COUM	NTING MEMORY ACCESSES	
Example: Use	this Array initialization Code	
<pre>int array[1 for (i = 0; ar</pre>	000]; i < 1000; i++) cay(i] = 0;	
Assembly equ	ivalent:	
0x1024 movl 0x1028 incl 0x102c cmpl 0x1030 jne	50x0,(%edi,%eax,4) %eax 50x03e8,%eax 0x1024	
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma	L16.30





PAGING SYSTEM EXAMPLE

- Consider a 4GB Computer:
- With a 4096-byte page size (4KB)
- How many pages would fit in physical memory?
- Now consider a page table:
- For the page table entry, how many bits are required for the VPN?
- If we assume the use of 4-byte (32 bit) page table entries, how many bits are available for status bits?

- How much space does this page table require? Page Table Entries x Number of pages
- How many page tables (for user processes) would fill the entire 4GB of memory?
 November 26, 2018 TC55422: Operating Systems [Fall2018] School of Engineering and Technology, University of Washington - Tacoma



OBJECTIVES			
Chapter 19			
•TLB Algorithm			
TLB Tradeoffs			
TLB Context Switch			
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma		













TRANSLA	TION LOOKASIDE B	UFFER (TLB)
 Part of the C Address tran 	PU's Memory Management slation cache	Unit (MMU)
The TLB is Different	an address translation than L1, L2, L3 CPU me	cache mory caches
CPU	Page Table all v to p entries	Page 0 Page 1 Page 2 Page n
	Address Translation with MMU	Physical Memory
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Wash	ington - Tacoma







11:	else{ //TLB Miss
12:	<pre>PTEAddr = PTBR + (VPN * sizeof(PTE))</pre>
13:	PTE = AccessMemory(PTEAddr)
14:	() // Check for, and raise exceptions
15:	
16:	TLB_Insert (VPN , PTE.PFN , PTE.ProtectBits)
17:	RetryInstruction()
18:)
19:}	





























LI	NEAR PAGE TABLES - 2		
 Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page Page table size 4MB / process 			
Page	table size = $\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$		
 Consider 100+ OS processes Requires 400+ MB of RAM to store process information 			
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma		



















MULTI-LEVEL PAGE TABLES - 2					
Add level of i	ndirection, the "page directory"				
Linear	Page Table Multi-level Page Table				
PBTR	201 PBTR 200				
valid	PFN III III III III IIII IIII IIII IIII				
1 α	12 S PFN S 2 PIN				
1 rx					
0 -	· # 20.				
1 rw	100 1 203 1 rw 100 a				
0 -	The Page Directory [Page 1 of PT:Not Allocated]				
0 -	- Z				
0 -	· ·				
0 -					
0 -	- Z - 0 7				
1 rw	15 15 1 rw 86 2				
Linear (Left) And Multi-Level (Right) Page Tables					
November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma L16.55					









	EXAMPLE				
 16KB address space, 64byte pages How large would a one-level page table need to be? 2¹⁴ (address space) / 2⁶ (page size) = 2⁸ = 256 (pages) 					
0000 0000 code	Flag	Detail			
··· (free)	Address space	16 KB			
(free)	Page size	64 byte			
heap	Virtual address	14 bit			
heap	VPN	8 bit			
(tree)	Offset	6 bit			
(free)	Page table entry	28(256)			
1111 1111 stack A 16-KB Address Space With 64-byte Pages					
13 12 11 10	9 8 7 6 5	4 3 2 1 0			
×	→<	Offset			
November 26, 2018 TCSS422: Ope School of Eng	rating Systems [Fall 2018] ineering and Technology, Univers	sity of Washington - Tacoma	;		









	PAGE TABLE INDEX
 4 bits <u>page di</u> 4 bits <u>page ta</u> 	<u>rectory index</u> (PDI - 1 st level) <u>ble index</u> (PTI - 2 nd level)
Page Direc	Index Page Table Index 11 10 9 8 7 6 5 4 3 2 1 0 VPN Offset 0
 To dereference We need one One page ta 	e one 64-byte memory page, e page directory entry (PDE) ble Index (PTI) – can address 16 pages
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma





Consider: 32-bit address space, 4KB pages, 2²⁰ pages
 Only 4 mapped pages

Single level: 4 MB (we've done this before)

- Two level: (old VPN was 20 bits, split in half)
- Page directory = 2¹⁰ entries x 4 bytes = 1 x 4 KB page
- Page table = 4 entries x 4 bytes (mapped to 1 4KB page)
 8KB (8,192 bytes) required
- Savings = using just .78 % the space !!!
- 100 sparse processes now require < 1MB for page tables</p>

November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

M	ORE THAN	TWO LEVELS	;
 Consider: pag Page size 512 VPN is 21 bits 	e size is 2 ⁹ = 51: bytes / Page en	2 bytes try size 4 bytes	
30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 3	15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
		offset	
	Flag	Detail	
	Virtual address	30 bit	
	Page size	512 byte	
	VPN	21 bit	
	Offset	9 bit	
November 26, 2018	TCSS422: Operating Systems [Fal School of Engineering and Techn	l 2018] ology, University of Washington - Tacor	na L16.64



МС	RE THAN 1	TWO LEVEL	.S - 2	
 Page table e 7 bytes - for 	ntries per page page table inde	= 512 / 4 = 128 ex (PTI)		
30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 irectory Index	14 13 12 11 10 9 8 7 6 5 4	3 2 1 0	
	VPN	offs	et	
	Flag	Detail		
	Virtual address	30 bit		
	Page size	512 byte		
	VPN	21 bit		
	Offset	9 bit		
	Page entry per page	128 PTEs	$\rightarrow \log_2 128 = 7$	
November 26, 2018	TCSS422: Operating Systems School of Engineering and Te	[Fall 2018] chnology, University of Washingto	on - Tacoma	L16.65







MOF	RE THAN 1	WO LEVE	LS - 3	
 To map 1 GB a 2¹⁴ = 16,384 p When using 2⁷ Page diagonal for the second second	ddress space (age directory (128 entry) pa 2 buter (1 but Store Page ges, using ! only derefe (512 byte	2 ³⁰ =1GB RAM entries (PDEs) age tables Directory v 512 bytes p erence 128 a s / 32 bytes	, 512-byte page are required with 16K ages. ddresses)	s)
	Virtual address Page size	30 bit 512 byte	-	
	VPN	21 bit	1	
	Offset	9 bit		
	Page entry per page	128 PTEs	$\rightarrow \log_2 128 = 7$	
November 26, 2018	TCSS422: Operating Systems School of Engineering and Te	[Fall 2018] chnology, University of Washi	ngton - Tacoma	L16.67











ADD	RESS TRANSLATION CODE
// 5-level I // // Inputs: // mm_struct // vpage - v	.inux page table address lookup : - process's memory map struct /irtual page address
// Define pa	nge struct pointers
pgd_t *pgd;	
p4d_t *p4d;	
<pre>pud_t *pud;</pre>	
<pre>pmd_t *pmt;</pre>	
<pre>pte_t *pte;</pre>	
struct page	*page;
November 26, 2018	TCSS422: Operating Systems [Fall2018] School of Engineering and Technology, University of Washington - Tacoma





INVERTED PAGE TABLES

Keep a single page table for each physical page of memory

PAX.

L16.72

- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM

Page table stores

Which process uses each page
Which process virtual page (from process virtual address

- space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2²⁰ pages

Hash table: can index memory and speed lookups

 November 26, 2018
 TC55422: Operating Systems [fail2018]
 State and Technology, University of Washington - Tacoma







MULTI LE	EVEL PAGE TABLE EXAMPLE - 4
 (#9) Using a single page tare in use, why page table so (#10) And fin how much me consume com HINT: two-leve 	single page directory entry (PDE) pointing to a able (PT), if all of the slots of the page table (PT) hat is the total amount of memory a two-level heme can address? ally, for this example, as a percentage (%), emory does the 2-level page table scheme spared to the 1-level scheme? el memory use / one-level memory use
November 26, 2018	TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma













Design cons	idera	tions		
SSDs 4x the	time o	of DRAM		
HDDs 80x th	e time	of DRAM		
			1	
Action		Latency (ns)	(µs)	
L1 cache reference		0.505		14.11 asshe
Lz cache reference		7 115		14X LI Cacile
Main moment reference		20 115		20x 12 eachs 200x 11
Road 4K randomly from SED		150,000 pc	150	20X L2 Cache, 200X L1
Read 4K Tanuonny Hom 35D	momony	250,000 ms	250 µs	10b/sec 33D
Read 1 MB sequentially from	sco*	1,000,000 ms	1.000 us	1 ms %1CB/see SSD 4X memory
Read 1 MB sequentially from	ISSD ²	1,000,000 hs	1,000 µs	1 ms 1GB/sec SSD, 4X memory
Vain memory reference Read 4K randomly from SSD Read 1 MB sequentially from	memory	100 ns 150,000 ns 250,000 ns	150 μs 250 μs	20x L2 cache, 200x L1 ~1GB/sec SSD
Read 1 MB sequentially from	memory SSD*	250,000 ns 1,000,000 ns	250 μs 1,000 μs	1 ms ~1GB/sec SSD, 4X memory
Read 1 MB sequentially from SSD*		1,000,000 hs	1,000 µs	1 ms TGB/sec SSD, 4X memory
Read 1 MB sequentially from SSD*		1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory



		S	SWA	P SI	PACI	Ξ			
■ Disk spa ■ "Swap" t	ce fo hem	r stori in and	ng me out c	emory of me	page mory t	s :odisł	k as n	eeded	
	Physica Memor	PFN Proc V [VPN		PFN 1 Proc 1 VPN 2]	PFN 2 Proc 1 [VPN 3]	PFN Proc [VPN	3 2 0]		
Swap Space	Block 0 Proc 0 [VPN 1]	Block 1 Proc 0 [VPN 2]	Block 2 [Free]	Block 3 Proc 1 [VPN 0]	Block 4 Proc 1 [VPN 1]	Block 5 Proc 3 [VPN 0]	Block 6 Proc 2 [VPN 1]	Block 7 Proc 3 [VPN 1]	
			Physical	Memory	and Swap	Space			
November 26, 20	018	TCSS422: Ope School of Eng	rating Syste ineering and	ms [Fall 201 I Technology	8] r, University a	f Washingto	n - Tacoma		L16.82





	PAGE FA	ULI
ster	ns in to handle the nage	fault
3101	is in to number the page	laun
adin	g page from disk require	es a free memory page
aann		
a a fili		
۵۵.F	ault Algorithm	
ge-F	ault Algorithm	
ge-F	ault Algorithm	
ge-F	ault Algorithm PFN = FindFreePhysicalPage() if (PFN == -1)	// no free page found
ge-F	ault Algorithm PFN = FindFreePhysicalPage() if (PFN == -1) PFN = EvictPage()	// no free page found // run replacement algorithm
ge-F	ault Algorithm PPN = FindFreePhysicalPage() if (PFN = -1) PFN = EvictPage() DiskRed (PE: DiskAdq, pfn)	<pre>// no free page found // run replacement algorithm // sleep (waiting for I/0)</pre>
ge-F	ault Algorithm PFN = FindFreePhysicalPage() if (FFN == -1) PFN = EvictPage() DiskRead(PTE.DiskAdr.pfn) PTE.present = TTue	<pre>// no free page found // run replacement algorithm // sleep (waiting for I/O) // set PT bit to present</pre>
ge-F	ault Algorithm PFN = FindFreePhysicalPage() if (PFN == -1) PFN = EvictPage() DiskRead (PTE.DiskAdar, pfn) PTE.present = True PTE.PFN = PFN	<pre>// no free page found // run replacement algorithm // sleep (waiting for I/O) // set FTE bit to present // reference new loaded page</pre>





















HISTORY-BASED POLICIES
 LRU: Least recently used Always replace page with oldest access time (front) Always move end of cache when element is read again Considers temporal locality (when pg was last accessed)
0 1 2 0 1 3 0 3 1 2 1 What is the hit/miss ratio? • LFU: Least frequently used 6 hits • Always replace page with fewest accesses (front)
 Consider frequency of page accesses 0 1 2 0 1 3 0 3 1 2 1 6 htts
November 26, 2018 TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma L16.91





















WHEN TO LOAD PAGES

• On demand \rightarrow demand paging

- Prefetching
 - Preload pages based on anticipated demand
 - Prediction based on locality
 - Access page P, suggest page P+1 may be used
- What other techniques might help anticipate required memory pages?
 - Prediction models, historical analysis
 - In general: accuracy vs. effort tradeoff
 - High analysis techniques struggle to respond in real time

November 26, 2018 TCS5422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma



- Page swaps / writes
 - Group/cluster pages together
 - Collect pending writes, perform as batch
 - Grouping disk writes helps amortize latency costs
- Thrashing

November 26, 2018

- Occurs when system runs many memory intensive processes and is low in memory
- Everything is constantly swapped to-and-from disk

TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

L16.100

L16.101

OTHER SWAPPING POLICIES - 2

Working sets

November 26, 2018

- Groups of related processes
- When thrashing: prevent one or more working set(s) from running
- Temporarily reduces memory burden
- Allows some processes to run, reduces thrashing

TCSS422: Operating Systems [Fall 2018] School of Engineering and Technology, University of Washington - Tacoma

