





DBJECTIVES Polling vs Interrupts Programmed I/0 (PI0) Direct memory Access (DMA) Port-mapped I/0 (PMI0) Memory-mapped I/0 (MMI0)





COMPUTER SYSTEM ARCHITECTURE























	DEVICE I/O			
 There are two Programme 	ith a device we must send/receive DATA o general approaches: ed I/O (PIO) iory access (DMA)			
	"over-burdened" "over-burdened" 1 : task 1 2 : task 2 C : copy data from memory			
CPU 1 1	1 1 C C C 2 2 2 2 1 1 1			
Disk	1 1 1 1 1			
Diagram of CPU utilization				
November 28, 2016	TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma			

Transfer Modes				
Mode +	# •	Maximum transfer rate (MB/s)	cycle time +	
PIO	0	3.3	600 ns	
	1	5.2	383 ns	
	2	8.3	240 ns	
	3	11.1	180 ns	
	4	16.7	120 ns	
Single-word DMA	0	2.1	960 ns	
	1	4.2	480 ns	
	2	8.3	240 ns	
Multi-word DMA	0	4.2	480 ns	
	1	13.3	150 ns	
	2	16.7	120 ns	
	3[34]	20	100 ns	
	4[34]	25	80 ns	
Ultra DMA	0	16.7	240 ns + 2	
	1	25.0	160 ns + 2	
	2 (Ultra ATA/33)	33.3	120 ns + 2	
	3	44.4	90 ns + 2	
	4 (Ultra ATA/66)	66.7	60 ns + 2	
	5 (Ultra ATA/100)	100	40 ns + 2	
	6 (Ultra ATA/133)	133	30 ns + 2	
	7 (Ultra ATA/167)[35]	167	24 ns + 2	

