

• Virtual "Swap" Memory • Page replacement algorithms • Replacement algorithm effectiveness





LATENCY TIMES			
 Design considerations SSDs 4x the time of DRAM HDDs 80x the time of DRAM 			
Action	Latency (ns)	(µs)	
L1 cache reference	0.5ns		
L2 cache reference	7 ns		14x L1 cache
Mutex lock/unlock	25 ns		
Main memory reference	100 ns		20x L2 cache, 200x L1
Read 4K randomly from SSD*	150,000 ns	150 µs	~1GB/sec SSD
Read 1 MB sequentially from me	mory 250,000 ns	250 µs	
Read 1 MB sequentially from SSI	0* 1,000,000 ns	1,000 µs	1 ms ~1GB/sec SSD, 4X memory
Read 1 MB sequentially from dis	k 20,000,000 ns	20,000 µs	20 ms 80x memory, 20X SSD
 Latency numbers every programmer should know From: https://gist.github.com/jboner/2841832#file-latency-txt 			
November 23, 2016 TCSS4 Institu	TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma		



L19.8





































