



























DOES PAGING MAKE THE SYSTEM TOO SLOW?		
Translation		
Issue #1: Starting location of the page table is needed		
 HW Support: Page-table base register stores active process 		Page Table: VP0 → PF3
■ Facilitates translation Stored in RAM →		$VP1 \rightarrow PF7$ $VP2 \rightarrow PF5$ $VP3 \rightarrow PF2$
Issue #2: Each memory address translation for paging requires an extra memory reference		
HW Support: TLBs (Chapter 19)		
November 14, 2016	TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma	L16.15

	PAGING MEMORY ACCESS
1. 2. 3.	<pre>// Extract the VPN from the virtual address VPN = (virtualaddress & VPN_MASK) >> SHIFT</pre>
4. 5. 6.	<pre>// Form the address of the page-table entry (PTE) PTEAddr = PTBR + (VPN * sizeof(PTE))</pre>
7. 8. 9.	// Fetch the PTE PTE = AccessMemory(PTEAddr)
10. 11.	<pre>// Check if process can access the page if (PTE.valid == False)</pre>
12. 13. 14.	RaiseException(SEGMENTATION_FAULT) else if (CanAccess(PTE.ProtectBits) == False) RaiseException(PROTECTION_FAULT)
15.	else // Access is OK: form physical address and fetch it
17. 18. 19.	offset = VirtualAddress & OFFSET_MASK PhysAddr = (PTE.PFN << PFN_SHIFT) offset Register = AccessHemory(PhysAddr)
November 14, 2016 TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma Lte	





