Address Translation
and SegmentationWes J. Lloyd
Institute of Technology
University of Washington - Tacoma

















MEMORY MANAGEMENT UNIT

= MMU

Portion of the CPU dedicated to address translation
Contains base & bounds registers

Example:

Consider address translation

• 4 KB (4096 bytes) address space, loaded at 16 KB physical location

	V	rtual Address	Physical Address	
		0	16384	
		1024	17408	
		3000	19384	
FAULT		4400	20784 (out of bounds)	
November 9, 2016		TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma		



DYNAMIC RELOCATION OF PROGRAMS Hardware requirements: Requirements HW support Privileged mode CPU modes: kernel, user Base / bounds registers Registers to support address translation Translate virtual addr; check if in Translation circuitry, check limits bounds Privileged instruction(s) to Instructions for modifying base/bound update base / bounds regs registers Privileged instruction(s) Set code pointers to OS code to handle faults to register exception handlers Ability to raise exceptions For out-of-bounds memory access, or attempts to access privileged instr. TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma November 9, 2016 L14.12

























SEGMENT REGISTERS							
 Used to dereference memory during translation ¹³ 12 11 10 9 8 7 6 5 4 3 2 1 0 Segment Offset First two bits identify segment type Remaining bits identify memory offset Example: virtual heap address 4200 (01000001101000) 							
13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 0 0 0 1 1 0 1 0 0 0 Segment Offset	Segment Code Heap Stack -	bits 00 01 10 11					











MEMORY FRAGMENTATION							
Consider how much free space?			Not compacted				
We'll say about	OKB						
	8KB	Operating System					
Request arrives to allocate a 20 KB heap							
segment		(not in use)					
	24KB	Allocated					
Can we fulfil t	32KB	(not in use)					
contiguous m	40KB	Allocated					
	48KB	(ant la una)					
	EEVD	(not in use)					
			Allocated				
		64KB					
November 9, 2016	TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma		L14.31				

COMPACTION						
Supports rear	ranging memory	OKR	Compacted			
Can we fulfil t contiguous me	8KB	Operating System				
 Drawback: Compaction is slow Rearranging memory is time consuming 64KB is fast 			Allocated			
 4GB+ Slow Algorithms: Best fit: keep list of free spaces, allocate the most snug segment for the request 			(not in use)			
Others: worst November 9, 2016	fit, first fit (in future chapters) TCSS422: Operating Systems [Fall 2016] Institute of Technology, University of Washington - Tacoma	64KB	L14.32			

