


# TCSS 422: OPERATING SYSTEMS

## Beyond Physical Memory, I/O Devices, Hard Disk Drives



Wes J. Lloyd  
School of Engineering and Technology  
University of Washington - Tacoma

May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington Tacoma

1

## OBJECTIVES – 5/30

- **Questions from 5/30**
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma L19.3

3

# ONLINE DAILY FEEDBACK SURVEY

- Daily Feedback Quiz in Canvas – Available After Each Class
- Extra credit available for completing surveys **ON TIME**
- Tuesday surveys: due by ~ Wed @ 11:59p
- Thursday surveys: due ~ Mon @ 11:59p

TCSS 422 A > Assignments

Spring 2021

Home

Announcements

Zoom

Syllabus

**Assignments**

Discussions

Upcoming Assignments

TCSS 422 - Online Daily Feedback Survey - 4/1  
Available until Apr 5 at 11:59pm | Due Apr 5 at 10pm | -/1 pts

Quiz 0 - C background survey

May 30, 2024 TCSS422: Computer Operating Systems [Spring 2024] L19.4  
School of Engineering and Technology, University of Washington - Tacoma

4

## TCSS 422 - Online Daily Feedback Survey - 4/1

### Quiz Instructions

Question 1 0.5 pts

On a scale of 1 to 10, please classify your perspective on material covered in today's class:

1	2	3	4	5	6	7	8	9	10
Mostly Review To Me				Equal New and Review					Mostly New to Me

Question 2 0.5 pts

Please rate the pace of today's class:

1	2	3	4	5	6	7	8	9	10
Slow				Just Right					Fast

May 30, 2024 TCSS422: Computer Operating Systems [Spring 2024] L19.5  
School of Engineering and Technology, University of Washington - Tacoma

5

## MATERIAL / PACE

- Please classify your perspective on material covered in today's class (25 respondents):
  - 1-mostly review, 5-equal new/review, 10-mostly new
  - **Average - 6.00** (↓ - previous **6.35**)
  
- Please rate the pace of today's class:
  - 1-slow, 5-just right, 10-fast
  - **Average - 5.08** (↑ - previous **5.31**)

May 30, 2024	TCSS422: Computer Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.6
--------------	--	-------

6

## FEEDBACK FROM 5/28

- **How do you translate a virtual address into a physical address when there is a TLB hit and a TLB miss?**
  
- Please refer to "TLB Basic Algorithm" slides
- see L17.28 and L17.29

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.7
--------------	---	-------

7

## TLB BASIC ALGORITHM

- For: array based page table
- Hardware managed TLB

```
1: VPN = (VirtualAddress & VPN_MASK ) >> SHIFT
2: (Success , TlbEntry) = TLB_Lookup(VPN)
3:  if(Success == True){ // TLB Hit
4:  if(CanAccess(TlbEntry.ProtectBits) == True ){
5:      Offset = VirtualAddress & OFFSET_MASK
6:      PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7:      AccessMemory( PhysAddr )
8:  }else RaiseException(PROTECTION_ERROR)
```

Generate the physical address to access memory

May 23, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L17.8
--------------	---	-------

8

## TLB BASIC ALGORITHM - 2

```
11:  else{ //TLB Miss
12:      PTEAddr = PTBR + (VPN * sizeof(PTE))
13:      PTE = AccessMemory(PTEAddr)
14:      (...) // Check for, and raise exceptions...
15:
16:      TLB_Insert( VPN , PTE.PFN , PTE.ProtectBits)
17:      RetryInstruction()
18:  }
19: }
```

Retry the instruction... (requery the TLB)

May 23, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L17.9
--------------	---	-------

9

## OBJECTIVES – 5/30

- Questions from 5/30
- **Assignment 2 – May 31 (June 4- no late penalty)**
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.10
--------------	---	--------

10

## OBJECTIVES – 5/30

- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- **Assignment 3: (Tutorial) Introduction to Linux Kernel Modules**
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.11
--------------	---	--------

11

## ASSIGNMENT 3: INTRODUCTION TO LINUX KERNEL MODULES

- Assignment 3 provides an introduction to kernel programming by demonstrating how to create a Linux Kernel Module
- Kernel modules are commonly used to write device drivers and can access protected operating system data structures
  - For example: Linux `task_struct` process data structure
- Assignment 3 Survey – select grade category:
  - Assignment category (45%)
  - Quizzes / Activities / Tutorials category (15%)
    - Lowest two grades in this category are dropped

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.12
--------------	---	--------

12

## OBJECTIVES – 5/30

- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- **Memory Segmentation Activity + answers (available in Canvas)**
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.13
--------------	---	--------

13

OBJECTIVES – 5/30		
<ul style="list-style-type: none"><li>▪ Questions from 5/30</li><li>▪ Assignment 2 – May 31 (June 4- no late penalty)</li><li>▪ Assignment 3: (Tutorial) Introduction to Linux Kernel Modules</li><li>▪ Memory Segmentation Activity + answers (available in Canvas)</li><li><b>▪ Quiz 4 – Page Tables - Due June 6 @ 11:59am</b></li><li>▪ Final exam – Thursday June 6 @ 3:40pm</li><li>▪ Tutorial 3 - File Systems (Optional, Extra Credit)</li><li>▪ Chapter 21/22: Beyond Physical Memory<ul style="list-style-type: none"><li>▪ Swapping Mechanisms, Swapping Policies</li></ul></li><li>▪ Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives</li><li>▪ Practice Final Exam</li></ul>		
May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.14

14

OBJECTIVES – 5/30		
<ul style="list-style-type: none"><li>▪ Questions from 5/30</li><li>▪ Assignment 2 – May 31 (June 4- no late penalty)</li><li>▪ Assignment 3: (Tutorial) Introduction to Linux Kernel Modules</li><li>▪ Memory Segmentation Activity + answers (available in Canvas)</li><li>▪ Quiz 4 – Page Tables - Due June 6 @ 11:59am</li><li><b>▪ Final exam – Thursday June 6 @ 3:40pm</b></li><li>▪ Tutorial 3 - File Systems (Optional, Extra Credit)</li><li>▪ Chapter 21/22: Beyond Physical Memory<ul style="list-style-type: none"><li>▪ Swapping Mechanisms, Swapping Policies</li></ul></li><li>▪ Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives</li><li>▪ Practice Final Exam</li></ul>		
May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.15

15

## FINAL EXAM – THURSDAY JUNE 6 @ 3:40PM<sup>TH</sup>

- Thursday June 6 from 3:40 to 5:40 pm
  - Final (100 points)
  - **SHORT:** similar number of questions as the midterm
  - 2-hours
  - Focus on new content - since the midterm (~70% new, 30% before)
- Final Exam Review -
  - Complete Memory Segmentation Activity
  - Complete Quiz 4
  - Practice Final Exam Questions – 2<sup>nd</sup> hour of June 1<sup>st</sup> class session
  - Individual work
  - 2 pages of notes (any sized paper), double sided
  - Basic calculators allowed
  - **NO smartphones, laptop, book, Internet, group work**

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.16
--------------	---	--------

16

## OBJECTIVES – 5/30

- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- **Tutorial 3 - File Systems (Optional, Extra Credit)**
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.17
--------------	---	--------

17



## OBJECTIVES – 5/30

- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, **Swapping Policies**
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.18
--------------	---	--------

18

## LFU

- LFU: Least frequently used
- Always replace page with the fewest # of accesses (front)
- Incorporates frequency of use - *must track pg accesses*
- Consider frequency of page accesses

0 1 2 0 1 3 0 3 1 2 1

**What is the hit/miss ratio?**

**Hit/miss ratio is=6 hits**

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.19
--------------	---	--------

19

**Consider a 3-element cache. With a FIFO replacement policy, how many hits occur with the following page access sequence:**

**1 2 0 1 3 1 2 0 2 1 3**

2 hits  
3 hits  
4 hits  
5 hits  
6 hits

May 28, 2024 TCSS422: Operating Systems [Spring 2024] L18.0

20

**Consider a 3-element cache. With an LRU replacement policy, how many hits occur with the following page access sequence:**

**1 2 0 1 3 1 2 0 2 1 3**

2 hits  
3 hits  
4 hits  
5 hits  
6 hits

May 28, 2024 TCSS422: Operating Systems [Spring 2024] L18.1

21

## WORKLOAD EXAMPLES: NO-LOCALITY

- **No-Locality (Random Access) Workload**
  - Perform 10,000 random page accesses
  - Across set of 100 memory pages

The graph shows Hit Rate on the y-axis (0% to 100%) and Cache Size (Blocks) on the x-axis (0 to 100). Four lines represent different replacement policies: OPT (red), LRU (blue), FIFO (orange), and RAND (green). All lines start at (0,0) and end at (100,100). The OPT line is the highest, followed by LRU, FIFO, and RAND, which are all very close to each other and to the diagonal line representing random access.

When the cache is large enough to fit the entire workload, it doesn't matter which policy you use.

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.22
--------------	---	--------

22

## WORKLOAD EXAMPLES: 80/20

- **80/20 Workload**
  - Perform 10,000 page accesses, against set of 100 pages
  - 80% of accesses are to 20% of pages (hot pages)
  - 20% of accesses are to 80% of pages (cold pages)

The graph shows Hit Rate on the y-axis (0% to 100%) and Cache Size (Blocks) on the x-axis (0 to 100). Four lines represent different replacement policies: OPT (red), LRU (blue), FIFO (orange), and RAND (green). All lines start at (0,0) and end at (100,100). The LRU line is the highest, followed by OPT, FIFO, and RAND. The RAND line is the lowest, indicating the worst performance for this workload.

LRU is more likely to hold onto hot pages (recalls history)

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.23
--------------	---	--------

23

## WORKLOAD EXAMPLES: SEQUENTIAL

- Looping sequential workload
  - Refer to 50 pages in sequence: 0, 1, ..., 49
  - Repeat loop

Cache Size (Blocks)	OPT Hit Rate (%)	LRU Hit Rate (%)	FIFO Hit Rate (%)	RAND Hit Rate (%)
0	0	0	0	0
20	20	0	10	10
40	40	0	30	30
45	45	0	100	100
50	100	0	100	100
100	100	100	100	100

**Random performs better than FIFO and LRU for cache sizes < 50**

**Algorithms should provide "scan resistance"**

May 28, 2024      TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma      L18.24

24

### With small cache sizes, for the looping sequential workload, why do FIFO and LRU fail to provide cache hits?

Cache hits in this scenario require consideration of how frequently accessed memory is for cache replacement

Memory accesses are unpredictable and too random. Unpredictable accesses require a random cache replacement policy for cache hits

Memory accesses to elements that are accessed repeatedly are too spread apart temporally to benefit from caching

Unlike Random cache replacement, both FIFO and LRU fail to speculate memory accesses in advance to improve caching

None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at [pollev.com/app](https://pollev.com/app)

25

## IMPLEMENTING LRU


- Implementing last recently used (LRU) requires tracking access time for all system memory pages
- Times can be tracked with a list
- For cache eviction, we must scan an entire list
- Consider: 4GB memory system ( $2^{32}$ ), with 4KB pages ( $2^{12}$ )
  
- This requires  $2^{20}$  comparisons !!!
  
- Simplification is needed
  - Consider how to approximate the oldest page access

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.26
--------------	---	--------

26

## IMPLEMENTING LRU - 2

- Harness the Page Table Entry (PTE) Use Bit
- HW sets to 1 when page is used
- OS sets to 0
  
- Clock algorithm (*approximate LRU*)
  - Refer to pages in a circular list
  - Clock hand points to current page
  - Loops around
    - IF USE\_BIT=1 set to USE\_BIT = 0
    - IF USE\_BIT=0 replace page



May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.27
--------------	---	--------

27

## CLOCK ALGORITHM

- Not as efficient as LRU, but better than other replacement algorithms that do not consider history

Cache Size (Blocks)	OPT	LRU	Clock	FIFO	RAND
0	0%	0%	0%	0%	0%
20	85%	75%	70%	65%	60%
40	95%	85%	80%	75%	70%
60	98%	90%	85%	80%	75%
80	99%	92%	88%	82%	78%
100	100%	95%	90%	85%	80%

May 28, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL18.28

28

## CLOCK ALGORITHM - 2

- Consider dirty pages in cache
- If DIRTY (modified) bit is FALSE
  - No cost to evict page from cache
- If DIRTY (modified) bit is TRUE
  - Cache eviction requires updating memory
  - Contents have changed
- Clock algorithm should favor no cost eviction

May 28, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL18.29

29

## WHEN TO LOAD PAGES

- On demand → demand paging
- Prefetching
  - Preload pages based on anticipated demand
  - Prediction based on locality
  - Access page P, suggest page P+1 may be used
- What other techniques might help anticipate required memory pages?
  - Prediction models, historical analysis
  - In general: accuracy vs. effort tradeoff
  - High analysis techniques struggle to respond in real time

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.30
--------------	---	--------

30

## OTHER SWAPPING POLICIES

- Page swaps / writes
  - Group/cluster pages together
  - Collect pending writes, perform as batch
  - Grouping disk writes helps amortize latency costs
- Thrashing
  - Occurs when system runs many memory intensive processes and is low in memory
  - Everything is constantly swapped to-and-from disk

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.31
--------------	---	--------

31

## OTHER SWAPPING POLICIES - 2

- Working sets
  - Groups of related processes
  - When thrashing: prevent one or more working set(s) from running
  - Temporarily reduces memory burden
  - Allows some processes to run, reduces thrashing

May 28, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L18.32
--------------	---	--------

32

## OBJECTIVES – 5/30


- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Chapter 21/22: Beyond Physical Memory
  - Swapping Mechanisms, Swapping Policies
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- Practice Final Exam

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.33
--------------	---	--------

33



**CHAPTER 36:  
I/O DEVICES**



May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma L19.34

34

**OBJECTIVES**


- **Chapter 36**
  - **I/O: Polling vs Interrupts**
  - **Programmed I/O (PIO)**
    - Port-mapped I/O (PMIO)
    - Memory-mapped I/O (MMIO)
  - **Direct memory Access (DMA)**

May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma L19.35

35

## I/O DEVICES

Modern computer systems interact with a variety of devices




The diagram shows two overlapping circles labeled 'input' and 'output'. The 'input' circle contains: Keyboard, Optical pen, Joystick, Scanner, Bar code reader, and Pendrive. The 'output' circle contains: Head phones, Head set, Laser printer, Screen, Plotter, Inkjet printer, Speakers, Modem, Webcam, Fax, and CD/DVD. The intersection of the two circles contains: Digital camera, Touch screen, and Webcam.

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.36
--------------	---	--------

36

## COMPUTER SYSTEM ARCHITECTURE



The diagram shows a CPU and Memory connected to a central bus. Three buses branch out from the center: a Memory Bus (proprietary) connecting to CPU and Memory; a General I/O Bus (e.g., PCI) connecting to CPU, Memory, and Graphics; and a Peripheral I/O Bus (e.g., SCSI, SATA, USB) connecting to CPU, Memory, and four disks.

**Prototypical System Architecture**

**VERY FAST:** CPU is attached to main memory via a Memory bus.

**FAST:** High speed devices (e.g. video) are connected via a General I/O bus.

**SLOWER:** Disks are connected via a Peripheral I/O bus.

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.37
--------------	---	--------

37

## I/O BUSES

- Buses
  - Buses closer to the CPU are faster
  - Can support fewer devices
  - Further buses are slower, but support more devices
- Physics and costs dictate “levels”
  - Memory bus
  - General I/O bus
  - Peripheral I/O bus
- Tradeoff space: speed vs. locality

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.38
--------------	---	--------

38

## CANONICAL DEVICE

- Consider an arbitrary canonical “*standard/generic*” device

Registers: <span style="border: 1px solid gray; padding: 2px 10px;">Status</span> <span style="border: 1px solid gray; padding: 2px 10px;">Command</span> <span style="border: 1px solid gray; padding: 2px 10px;">Data</span>	interface
Micro-controller(CPU) Memory (DRAM or SRAM or both) Other Hardware-specific Chips	internals

**Canonical Device**

- Two primary components
  - Interface (registers for communication)
  - Internals: Local CPU, memory, specific chips, firmware (embedded software)

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.39
--------------	---	--------

39

## CANONICAL DEVICE: HARDWARE INTERFACE

- **Status register**
  - Maintains current device status
  
- **Command register**
  - Where commands for interaction are sent
  
- **Data register**
  - Used to send and receive data to the device

**General concept:**  
The OS interacts and controls device behavior  
by reading and writing the device registers.

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.40
--------------	---	--------

40

## OS DEVICE INTERACTION

- **Common example of device interaction**

```
while ( STATUS == BUSY) ← Poll- Is device available?  
; //wait until device is not busy  
write data to data register ← Command parameterization  
write command to command register ← Send command  
    Doing so starts the device and executes the command  
while ( STATUS == BUSY) ← Poll – Is device done?  
; //wait until device is done with your request
```

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.41
--------------	---	--------

41

## POLLING

- OS checks if device is *READY* by repeatedly checking the **STATUS** register
  - Simple approach
  - CPU cycles are wasted without doing meaningful work
  - Ok if only a few cycles, for rapid devices that are often *READY*
  - **BUT** polling, as with “spin locks” we understand is inefficient

“waiting IO”

	1 : task 1	P : polling	
CPU	1 1 1 1 1	p p p p p	1 1 1 1 1
Disk	1 1 1 1 1		

CPU utilization by polling

May 30, 2024
TCSS422: Operating Systems [Spring 2024]  
 School of Engineering and Technology, University of Washington - Tacoma
L19.42

42

## INTERRUPTS VS POLLING

- For longer waits, put process waiting on I/O to sleep
- Context switch (C/S) to another process
- When I/O completes, fire an interrupt to initiate C/S back
  - Advantage: better multi-tasking and CPU utilization
  - Avoids: unproductive CPU cycles (polling)

	1 : task 1	2 : task 2	
CPU	1 1 1 1 1	2 2 2 2 2	1 1 1 1 1
Disk	1 1 1 1 1		

Diagram of CPU utilization by interrupt

May 30, 2024
TCSS422: Operating Systems [Spring 2024]  
 School of Engineering and Technology, University of Washington - Tacoma
L19.43

43

## INTERRUPTS VS POLLING - 2

### What is the tradeoff space ?

- Interrupts are not always the best solution
  - How long does the device I/O require?
  - What is the cost of context switching?

**If device I/O is fast → polling is better.**  
When I/O time < 1 CPU time slice (e.g. 10 ms)

**If device I/O is slow → interrupts are better.**  
When I/O time > 1 CPU time slice

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.44
--------------	---	--------

44

## INTERRUPTS VS POLLING - 3

- Alternative: two-phase hybrid approach
  - Initially poll, then sleep and use interrupts
- Issue: livelock problem
  - Common with network I/O
  - Many arriving packets generate **many many** interrupts
  - Overloads the CPU!
  - No time to execute code, just interrupt handlers !
- Livelock optimization
  - Coalesce multiple arriving packets (for different processes) into fewer interrupts
  - Must consider number of interrupts a device could generate

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.45
--------------	---	--------

45

DEVICE I/O

- To interact with a device we must send/receive DATA
- Two general approaches:
  - Programmed I/O (PIO):
    - Port mapped I/O (PMIO)
    - Memory mapped I/O (MMIO)
  - Direct memory access (DMA)

May 30, 2024
TCSS422: Operating Systems [Spring 2024]  
 School of Engineering and Technology, University of Washington - Tacoma
L19.46

46

Transfer Modes			
Mode ↕	# ↕	Maximum transfer rate (MB/s) ↕	cycle time ↕
PIO	0	3.3	600 ns
	1	5.2	383 ns
	2	8.3	240 ns
	3	11.1	180 ns
	4	16.7	120 ns
Single-word DMA	0	2.1	960 ns
	1	4.2	480 ns
	2	8.3	240 ns
Multi-word DMA	0	4.2	480 ns
	1	13.3	150 ns
	2	16.7	120 ns
	3 <sup>[34]</sup>	20	100 ns
	4 <sup>[34]</sup>	25	80 ns
Ultra DMA	0	16.7	240 ns + 2
	1	25.0	160 ns + 2
	2 (Ultra ATA/33)	33.3	120 ns + 2
	3	44.4	90 ns + 2
	4 (Ultra ATA/66)	66.7	60 ns + 2
	5 (Ultra ATA/100)	100	40 ns + 2
	6 (Ultra ATA/133)	133	30 ns + 2
7 (Ultra ATA/167) <sup>[35]</sup>	167	24 ns + 2	

From [https://en.wikipedia.org/wiki/Parallel\\_ATA](https://en.wikipedia.org/wiki/Parallel_ATA)

47

## PROGRAMMED I/O (PIO)

- I/O performed on the CPU
- CPU time is consumed performing I/O
- CPU supports data movement (input/output)
- PIO is slow: CPU is occupied with meaningless work

**PIO**

"over-burdened"

1 : task 1    2 : task 2

C : copy data from memory

The diagram shows a horizontal sequence of CPU utilization blocks. The CPU row contains: four '1' blocks (task 1), three 'C' blocks (copy data from memory), five '2' blocks (task 2), and three '1' blocks (task 1). A red dashed box labeled "over-burdened" spans the three 'C' blocks and the first '2' block. The Disk row contains five '1' blocks.

**Diagram of CPU utilization**

May 30, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL19.48

48

## PIO DEVICES

- Legacy serial ports
- Legacy parallel ports
- PS/2 keyboard and mouse
- Legacy MIDI, joysticks
- Old network interfaces

May 30, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL19.49

49



## PROGRAMMED I/O DEVICE (PIO) INTERACTION

- Two primary PIO methods
  - Port mapped I/O (PMIO)
  - Memory mapped I/O (MMIO)

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.50
--------------	---	--------

50

## PORT MAPPED I/O (PMIO)

- Device specific CPU I/O Instructions
- Follows a Complex Instruction Set - CISC model (Intel):
- Specific CPU instructions are used for device I/O
- x86/x86-64: `in` and `out` instructions
  - `outb`, `outw`, `outl`
  - 1, 2, 4 byte copy from EAX → device's I/O port

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.51
--------------	---	--------

51

## MEMORY MAPPED I/O (MMIO)

- Device’s memory is mapped to standard memory addresses
- MMIO is common with RISC CPUs:  
 Special CPU instructions for PIO eliminated
- Old days: 16-bit CPUs didn’t have a lot of spare memory space
- Today’s CPUs have LARGE address spaces:  
 32-bit (4GB addr space) & 64-bit (256 TB addr space)
- Device I/O uses regular CPU instructions usually used to read/write memory to access device
- Device is mapped to unique memory address **reserved** for I/O
  - Address must not be available for normal memory operations.
  - Generally very high addresses (out of range of type addresses)
- Device monitors CPU address bus and respond to instructions on their addresses

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.52
--------------	---	--------

52

## DIRECT MEMORY ACCESS (DMA)

- Copy data in memory by **offloading** to “DMA controller”
- Many devices (including CPUs) integrate DMA controllers
- CPU gives DMA: memory address, size, and copy instruction
- DMA performs I/O independent of the CPU
- DMA controller generates CPU interrupt when I/O completes

	1	2													
	: task 1	: task 2													
	C		: copy data from memory												
CPU	1	1	1	1	2	2	2	2	2	2	2	2	1	1	1
DMA					C	C	C								
Disk					1	1	1	1	1						

**Diagram of CPU utilization by DMA**

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.53
--------------	---	--------

53

## DIRECTORY MEMORY ACCESS – 2

- Many devices use DMA
  - HDD/SSD controllers (ISA/PCI)
  - Graphics cards
  - Network cards
  - Sound cards
  - Intra-chip memory transfer for multi-core processors
  
- DMA allows computation and data transfer time to proceed in parallel

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.54
--------------	---	--------

54

## DEVICE INTERACTION

- The OS must interact with a variety of devices
  
- Example: Consider a file system that works across a variety of types of disks:
  - SCSI, IDE, USB flash drive, DVD, etc.
- File system should be general purpose, where device specific I/O implementation details are abstracted
  
- **Device drivers** use abstraction to provide general interfaces for vendor specific hardware
  
- In Linux: block devices

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.55
--------------	---	--------

55

## FILE SYSTEM ABSTRACTION

- Layered approach to I/O abstraction in Linux
- C functions (open, read, write) issue **block read and write** requests to the generic block layer

The diagram illustrates the File System Stack, divided into user and kernel spaces by a dashed line. The user space contains the Application layer. The kernel space contains the File System, Generic Block Layer, and Device Driver layers. The Application layer uses the POSIX API (open, read, write, close, etc) to interact with the File System. The File System uses the Generic Block Interface (block read/write) to interact with the Generic Block Layer. The Generic Block Layer uses the Specific Block Interface (protocol-specific read/write) to interact with the Device Driver. The Device Driver handles protocols like SCSI and ATA.

The File System Stack

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.56
--------------	---	--------

56

## I/O DEVICE ABSTRACTION ISSUES

- Too much abstraction**
  - Many devices provide special capabilities
  - Example: SCSI Error handling
  - SCSI devices provide extra details which are lost to the OS when using generic device drivers
  - Printers may use abstract (generic) device drivers resulting in inaccessibility of custom features
- Buggy device drivers**
  - 70% of OS code is in device drivers
  - Device drivers are required for every device plugged in
  - Drivers are often 3<sup>rd</sup> party, which is not quality controlled at the same level as the OS (Linux, Windows, MacOS, etc.)

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.57
--------------	---	--------

57

**WE WILL RETURN AT  
4:55PM**



May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma L19.58


58

**OBJECTIVES – 5/30**

- Questions from 5/30
- Assignment 2 – May 31 (June 4- no late penalty)
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Ch. 36 I/O Devices, **Ch. 37 Hard Disk Drives**
- Practice Final Exam

May 30, 2024 TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma L19.59

59



# CH. 37: HARD DISK DRIVES

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.60

60

## OBJECTIVES

- Chapter 37
  - HDD Internals
  - Seek time
  - Rotational latency
  - Transfer speed
  - Capacity
  - Scheduling algorithms

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.61

61

## HARD DISK DRIVE (HDD)


- Primary means of data storage (persistence) for decades
  - Remains inexpensive for high capacity storage
  - 2020: 16 TB HDD - \$400, ~15.3 TB SSD - \$4,380
  
- Consists of a large number of data **sectors**
- Sector size is 512-bytes
  
- An  $n$  sector HDD  
can be addressed as an array of  $0..n-1$  sectors

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.62
--------------	---	--------

62

## HDD INTERFACE

- Writing disk sectors is atomic (512 bytes)
  
- Sector writes are completely successful, or fail
  
- Many file systems will read/write 4KB at a time
  - Linux ext3/4 default filesystem blocksize - 4096
  
- Same as typical memory page size



May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.63
--------------	---	--------

63

## BLOCK SIZE IN LINUX EXT4

- `mkefs.ext4 -i <bytes-per-inode>`
- Formats disk w/ ext4 filesystem with specified byte-to-inode ratio
- Today's disks are so large, some use cases with many small files can run out of inodes before running out of disk space
- Each inode record tracks a file on the disk
- Larger bytes-per-inode ratio results in fewer inodes
  - Default is around ~4096
- Value shouldn't be smaller than blocksize of filesystem
- **Note:** It is not possible to expand the number of inodes after the filesystem is created, - be careful deciding the value
- Check inode stats: `tune2fs -l /dev/sda1` (← disk dev name)

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.64
--------------	---	--------

64

## EXAMPLE: USDA SOIL EROSION MODEL WEB SERVICE (RUSLE2)

- Host ~2,000,000 small XML files totaling 9.5 GB on a ~20GB filesystem on a cloud-based Virtual Machine
- With default inode ratio (4096 block size), only ~488,000 files will fit
- Drive less than half full, but files will not fit !
- HDDs support a minimum block size of 512 bytes
- OS filesystems such as ext3/ext4 can support “finer grained” management at the expense of a larger catalog size
  - Small inode ratio- inodes will considerable % of disk space

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.65
--------------	---	--------

65



## EXAMPLE: USDA SOIL EROSION MODEL WEB SERVICE (RUSLE2) - 2

- Free space in bytes (df)

Device	total size	bytes-used	bytes-free	usage
/dev/vda2	13315844	9556412	3049188	76% /mnt

- Free inodes (df -i) @ 512 bytes / node


Device	total inodes	used	free	usage
/dev/vda2	3552528	1999823	1552705	57% /mnt

May 30, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL19.66

66

## HDD INTERFACE - 2

- Torn write
  - When OS uses larger block size than HDD
  - Block writes not **atomic** - they SPAN multiple HDD sectors
  - Upon power failure only a portion of the OS block is written – *can lead to data corruption...*
- HDD access
  - Sequential reads of sectors is fastest
  - Random sector reads are slow
  - Disk head continuously must jump to different tracks




May 30, 2024TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - TacomaL19.67

67

## HDD PLATTER

- Made from aluminum coated with thin magnetic layer
- HDD records on both sides of each platter
- Data is stored by inducing magnetic changes




The diagram illustrates a single HDD platter. It shows concentric circles representing tracks. A red head is shown in contact with the surface, with a blue suspension arm. Labels include 'Magnetized data on disk' pointing to a red area on a track, 'Tracks' pointing to the concentric circles, 'Disk' in the center, 'Head' pointing to the red tip, 'Disk Rotation' with a curved arrow, and 'Motion of Suspension and Head' with a straight arrow.

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.68
--------------	---	--------

68

## HDD SPINDLE

- Connected to motor which spins the disk
- Speed measures in RPM (rotations per minute)
- Typical: 7200-15000 rpm
- 10000 rpm – 1 rotation in 6ms; 15k rpm 1 rotation in 4ms



The diagram is identical to the one on slide 68, showing a single HDD platter with tracks, a head, and labels for magnetized data, tracks, disk, head, disk rotation, and motion of suspension and head.


May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.69
--------------	---	--------

69

## HDD TRACK

- Concentric circle of sectors
- Single side of platter contains 290 K tracks (2008)
- Zones: groups of tracks with same # of sectors

Outer tracks have More sectors




May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.70
--------------	---	--------

70

## EXAMPLE: SIMPLE DISK DRIVE

- Single track disk
- Head: one per surface of drive
- Arm: moves heads across surface of platters



A Single Track Plus A Head

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.71
--------------	---	--------

71

## HARD DISK STRUCTURE

The diagram illustrates the internal structure of a hard disk. It features a central spindle around which several platters are stacked. Each platter has concentric tracks, and each track is divided into sectors. The platters are organized into cylinders. An arm assembly extends from the center, with individual arms for each platter. Each arm carries a read-write head that makes contact with the surface of the platter. The entire assembly rotates around the spindle, as indicated by the rotation arrow.

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.72
--------------	---	--------

72

## SINGLE-TRACK LATENCY: THE ROTATIONAL DELAY

- **Rotational latency ( $T_{\text{rotation}}$ ):** time to rotate to desired sector
- Average  $T_{\text{rotation}}$  is ~ about half the time of a full rotation
- How to calculate  $T_{\text{rotation}}$  from rpm
  1. Calculate time for 1 rotation based on rpm  
> Convert rpm to rps
  2. Divide by two (*average rotational latency*)

- 7200rpm = 8.33ms per rotation / 2 = ~4.166ms
- 10000rpm = 6ms per rotation / 2 = ~3ms
- 15000rpm = 4ms per rotation / 2 = ~2ms

The diagram shows a top-down view of a single track on a platter. The platter is divided into 12 sectors, numbered 0 through 11. A central spindle is shown. An arm extends from the center, carrying a head that is positioned over sector 6. An arrow above the platter indicates the direction of rotation.

A Single Track Plus A Head

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.73
--------------	---	--------

73

## SEEK TIME

Three Tracks Plus A Head (Right: With Seek)  
(e.g., read to sector 11)

- **Seek time** ( $T_{seek}$ ): time to move disk arm to proper track
- Most time consuming HDD operation

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.74
--------------	---	--------

74

## FOUR PHASES OF SEEK

- Acceleration → coasting → deceleration → settling
- **Acceleration**: the arm gets moving
- **Coasting**: arm moving at full speed
- **Deceleration**: arm slow down
- **Settling**: Head is carefully positioned over track
  - Settling time is often high, from .5 to 2ms

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.75
--------------	---	--------

75

## HDD I/O

- Data transfer
  - Final phase of I/O: time to read or write to disk surface
  
- Complete I/O cycle:
  1. Seek (accelerate, coast, decelerate, settle)
  2. Wait on rotational latency (*until track aligns*)
  3. Data transfer

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.76
--------------	---	--------

76

## TRACK SKEW

- Sectors are offset across tracks to allow time for head to reposition for sequential reads
- Without track skew, when head is repositioned sector would have already been passed


Rotates this way

Three Tracks: Track Skew Of 2

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.77
--------------	---	--------

77

## TRACK SKEW - 2



www.hddscan.com

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.78
--------------	---	--------

78

## HDD CACHE

- Buffer to support caching reads and writes
- Improves drive response time
- Up to 256 MB, slowly have been growing
- Two styles
  - Writeback cache
    - Report write complete immediately when data is transferred to HDD cache
    - Dangerous if power is lost
  - Writethrough cache
    - Reports write complete only when write is physically completed on disk

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.79
--------------	---	--------

79

## TRANSFER SPEED

- Can calculate I/O transfer speed with:
- I/O Time:  $T_{I/O} = T_{seek} + T_{rotation} + T_{transfer}$
- $T_{transfer} = \text{DATA}_{size} \times \text{Rate}_{I/O}$
- Rate of I/O:  $R_{I/O} = \frac{\text{Size}_{transfer}}{T_{I/O}}$

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.80

80

## EXAMPLE: I/O SPEED

- Compare two disks:
  1. Random workload: 4KB (random read on HDD)
  2. Sequential workload: 100MB (contiguous sectors)
  - > Calculate  $T_{rotation}$  from rpm (rpm → rps, time for 1 rotation / 2)

	Cheetah 15K.5	Barracuda
Capacity	300 GB	1 TB
RPM	15,000	7,200
Average Seek	4 ms	9 ms
Max Transfer	125 MB/s	105 MB/s
Platters	4	4
Cache	16 MB	16/32 MB
Connects Via	SCSI	SATA

Disk Drive Specs: SCSI Versus SATA

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.81

81



## EXAMPLE: I/O SPEED

1. Random workload: 4KB (random read on HDD)
2. Sequential workload: 100MB (contiguous sectors)

$$T_{I/O} = T_{seek} + T_{rotation} + T_{transfer}$$

$$T_{transfer} = Data_{size} \times Rate_{I/O}$$

$$R_{I/O} = \frac{Size_{Transfer}}{T_{I/O}}$$

		Cheetah 15K.5	Barracuda
$T_{seek}$		4 ms	9 ms
$T_{rotation}$		2 ms	4.2 ms
4 KB Random	$T_{transfer}$	30 microsecs	38 microsecs
	$T_{I/O}$	6 ms	13.2 ms
	$R_{I/O}$	0.66 MB/s	0.31 MB/s
100 MB Sequential	$T_{transfer}$	800 ms	950 ms
	$T_{I/O}$	806 ms	963.2 ms
	$R_{I/O}$	125 MB/s	105 MB/s

Disk Drive Performance: SCSI Versus SATA

There is a huge gap in drive throughput between random and sequential workloads

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.82

82

## MODERN HDD SPECS

- See sample HDD configurations here:
  - Up to 20 TB
- <https://www.westerndigital.com/products/data-center-drives#hard-disk-hdd>

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.83

83

## DISK SCHEDULING

- Disk scheduler: determine how to order I/O requests
- Multiple levels - OS and HW
- OS: provides ordering
- HW: further optimizes using intricate details of physical HDD implementation and state

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.84
--------------	---	--------

84

## SSTF – SHORTEST SEEK TIME FIRST

- Disk scheduling – which I/O request to schedule next
- Shortest Seek Time First (SSTF)
- Order queue of I/O requests by nearest track

Rotates this way

SSTF: Scheduling Request 21 and 2  
Issue the request to 21 → issue the request to 2

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.85
--------------	---	--------

85

## SSTF ISSUES

- **Problem 1: HDD abstraction**
- Drive geometry not available to OS. Nearest-block-first is a comparable alternate algorithm.
- **Problem 2: Starvation**
- Steady stream of requests for local tracks may prevent arm from traversing to other side of platter

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.86
--------------	---	--------

86

## DISK SCHEDULING ALGORITHMS

- **SCAN (SWEEP)**
- Perform single repeated passes back and forth across disk
- Issue: if request arrives for a recently visited track it will not be revisited until a full cycle completes
- **F-SCAN**
- Freeze incoming requests by adding to queue during scan
- Cache arriving requests until later
- Delays help avoid starvation by postponing servicing nearby newly arriving requests vs. requests at edge of sweep
- Provides better fairness
- **Elevator (C-SCAN) – circular scan**
- Sweep only one direction (e.g. outer to inner) and repeat
- SCAN favors middle tracks vs. outer tracks with 2-way sweep

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.87
--------------	---	--------

87

## SHORTEST TIME POSITIONING FIRST

- Determine next sector to read
  - Where:  $T_{seek} = T_{rotation}$
- On which track?
- On which sector?

SSTF: Sometimes Not Good Enough

On modern drives, both seek and rotation are roughly equivalent:  
**Thus, SPTF (Shortest Positioning Time First) is useful.**

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.88
--------------	---	--------

88

## OPTIMIZATION: I/O MERGING

- Group temporary adjacent requests
- Reduce overhead
- Read (memory blocks): 33 8 34
- How long we should wait for I/O ?
- When do we know we have waited too long?

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.89
--------------	---	--------

89


## OBJECTIVES – 5/30

- Questions from 5/30
- Assignment 3: (Tutorial) Introduction to Linux Kernel Modules
- Memory Segmentation Activity + answers (available in Canvas)
- Quiz 4 – Page Tables - Due June 6 @ 11:59am
- Final exam – Thursday June 6 @ 3:40pm
- Tutorial 3 - File Systems (Optional, Extra Credit)
- Ch. 36 I/O Devices, Ch. 37 Hard Disk Drives
- **Practice Final Exam**

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.90
--------------	---	--------

90

# PRACTICE FINAL EXAM QUESTIONS



May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.91
--------------	---	--------

91

QUESTION 1 – BASE AND BOUNDS

▪ A computer system uses a simple base/bounds register pair to virtualize address spaces. For each traces fill in the missing values of virtual addresses, physical addresses, base, and/or bounds registers. In some cases, it is not possible to provide an exact value. If so, specify a range (e.g. greater than 100), or value that is not a single number.

**Scenario 1**

Virtual Address	Physical Address		
100	600		
300	800	Base?	_____
699	1199		
700	[fault]	Bounds?	_____

May 30, 2024
TCSS422: Operating Systems [Spring 2024]  
 School of Engineering and Technology, University of Washington - Tacoma
L19.92

92

Q1 - 2

**Scenario 2]**

Virtual Address	Physical Address		
300	1500	Base?	_____
1600	2800		
1801	_____ ?	Bounds?	_____
2801	4001		

**Scenario 3**

Virtual Address	Physical Address		
_____	1000	Base?	<u>1000</u> _____
_____	1100		
_____	2999	Bounds?	<u>2000</u> _____
_____	[fault]		

May 30, 2024
TCSS422: Operating Systems [Spring 2024]  
 School of Engineering and Technology, University of Washington - Tacoma
L19.93

93

## QUESTION 2 – SINGLE-LEVEL PAGE TABLE


- Consider a computer with 4 GB ( $2^{32}$ ) of physical memory, where the page size is 4 KB ( $2^{12}$ ). For simplicity assume that 1GB=1000MB, 1MB=1000KB, 1KB=1000 bytes
- (a) How many pages must be tracked by a single-level page table if the computer has 4GB ( $2^{32}$ ) of physical memory and the page table size is 4 KB ( $2^{12}$ )?
- (b) How many bits are required for the virtual page number (VPN) to address any page within this 4GB ( $2^{32}$ ) memory space?
- (c) Assuming that the smallest addressable unit of memory within a page is a byte (8-bits), how many bits are required for the offset to refer to any byte in the 4 KB page?
- (d) Assuming each page table entry (PTE) requires 4 bytes of memory, how much memory is required to store the page table for one process (in MB)?

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.94

94



95

## Q2 - 2

- (e) Using this memory requirement, how many processes would fill the memory with page table data on a 4GB computer?

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.96

96

## QUESTION 3 - TWO-LEVEL PAGE TABLE

- Consider a computer with 1 GB ( $2^{30}$ ) of physical memory, where the page size is 1024 bytes (1KB) ( $2^{10}$ ). We would like to index memory pages using a two level page table consisting of a page directory which refers to page tables which are created on demand to index the entire memory space.
- For simplicity assume than 1GB=1000MB, 1MB=1000KB, 1KB=1000 bytes
- (a) For a two-level page table, divide the VPN in half. How many bits are required for the page directory index (PDI) in a two-level scheme?
- (b) How many bits are required for the page table index (PTI)?
- (c) How many bits are required for an offset to address any byte in the 1 KB page?


May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.97

97





98

## Q3 - 2


- (d) Assuming each page table entry (PTE) requires 4 bytes of memory, how many extra bits are available for status bits?
- (e) HelloWorld.c consists of 4 memory pages. One code page, one heap page, one data segment page, and one stack segment page. How large is the two-level page table in bytes with the structure described above that could index the all 4 memory pages of HelloWorld.c?  
*Hint: There should be 2 tables, a page directory, and a page table.*
- (f) Assuming the same page table as for HelloWorld.c, using the exact same two-level page table, how large in bytes could the program grow to before needing to expand the page table?

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.99

99



100

**QUESTION 4 – CACHE TRACING**

- Consider a 3-element cache with the cache arrival sequences below.
- Determine the number of cache hits and cache misses using each of the following cache replacement policies:

---

**A. Optimal policy**

Arrival sequence:	<u>Working Cache</u>
5 3 7 5 3 1 0 7 1 6 4 3 2 1 3	Cache 1:
	Cache 2:
	Cache 3:

# Hits: \_\_\_\_\_

# Misses: \_\_\_\_\_

---

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.101
--------------	---	---------

101

**Q4 - 2**

**B. FIFO policy**

Arrival sequence: 5 3 7 5 3 1 0 7 1 6 4 3 2 1 3

Working Cache  
Cache 1:  
Cache 2:  
Cache 3:

# Hits: \_\_\_\_\_  
# Misses: \_\_\_\_\_

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.102
--------------	---	---------

102

**Q4 - 3**

**C. LRU policy**

Arrival sequence: 5 3 7 5 3 1 0 7 1 6 4 3 2 1 3

Working Cache  
Cache 1:  
Cache 2:  
Cache 3:

# Hits: \_\_\_\_\_  
# Misses: \_\_\_\_\_

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.103
--------------	---	---------

103

## QUESTION 5 – FREE SPACE MANAGEMENT

- Free space management involves capturing a description of the computer's free memory using a data structure, storing this data structure in memory, and OS support to rapidly use this structure to determine an appropriate location for new memory allocations. An efficient implementation is very important when scaling up the number of operations the OS is required to perform.
- Consider the use of a linked list for a free space list where each node is represented by placing the following structure in the header of the memory chunk:

```
typedef struct __node_t
{
    int size;
    struct __node_t *next;
} node_t;
```

May 30, 2024


TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.104

104

## Q5 - 2

- Consider the following free space list:



- (a) Consider the **next fit** allocation strategy. For this free list above, how many comparison operations must be performed to identify a free chunk of **30-bytes** ?
- (b) After the last free space identification, the chunk is split and the remaining free space is returned to the free space list. Now, consider the **next fit** allocation strategy. After finding a free space for the previous request, how many comparisons are required to identify a free chunk of **10-bytes**?

May 30, 2024

TCSS422: Operating Systems [Spring 2024]  
School of Engineering and Technology, University of Washington - Tacoma

L19.105

105

## Q5 - 3


▪ Now, after the last free space identification the chunk is split and the remaining free space is returned to the free space list. Now consider each of the following free space allocation strategies. How many comparisons are required on the updated free space list to find a free chunk of 2 bytes using:

- (c) best fit?
- (d) worst fit?
- (e) first fit?

May 30, 2024	TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma	L19.106
--------------	---	---------

106

# QUESTIONS



107