




_








MATERIAL / PACE Please classify your perspective on material covered in today's class (40 of 63 respondents - 63.5 %): 1-mostly review, 5-equal new/review, 10-mostly new Average - 6.00 (↓ - previous 6.27) Please rate the pace of today's class: 1-slow, 5-just right, 10-fast Average - 5.28 (↑ - previous 5.17)

5



FEEDBACK - 2 Some tips for problems with exponential math and bits: >>> It can be helpful to review charts and patterns: ■ 16 bits = 2 bytes ■ 32 bits = 4 bytes ■ 64 bits = 8 bytes

■ 1,024 bytes = 1 kilobyte (2^10)

■ 8 bits = 1 byte

- 1,024 kilobytes = 1 megabyte (2^20)
- 1,024 megabytes = 1 gigabyte (2^30)
- 1,024 gigabytes = 1 terabyte (2^40)
- 1,024 terrabytes = 1 petabyte (2^50)

TCSS422: Operating Systems [Spring 2025] May 29, 2025

School of Engineering and Technology, University of Washington - Tacoma

FEEDBACK - 3

- For simplicity rounding is often acceptable:
- 1 kilobyte $(2^10) = 1,024$ bytes \Rightarrow 1,000 bytes
- 1,024 kilobytes (2^20) = 1 megabyte \rightarrow 1,000,000 bytes
- 1,024 megabytes = 1 gigabyte $(2^30) \rightarrow 1,000,000,000$ bytes
- 1,024 gigabytes = 1 terabyte $(2^40) \rightarrow 1,000,000,000,000$ bytes
- 1,024 terrabytes = 1 petabyte (2^50) → 1,000,000,000,000,000 bytes

May 29, 2025

TCSS422: Operating Systems [Spring 2025]
School of Engineering and Technology, University of Washington - Tacoma

8

		218	262,144	234	17,179,869,184	250	1,125,899,906,842,624
24 1	ţ	- 10			CONTROL STREET, STREET	-	1/120/077/700/012/021
		219	524,288	235	34,359,738,368	2 ⁵¹	2,251,799,813,685,248
-	16	2 ²⁰ megabyt	1,048,576	2 ³⁶	68,719,476,736	252	4,503,599,627,370,496
2 ⁵ 3	32	221	2,097,152	237	137,438,953,472	253	9,007,199,254,740,992
2 ⁶ 6	54	222	4,194,304	238	274,877,906,944	254	18,014,398,509,481,984
27 1	128	2 ²³	8,388,608	239	549,755,813,888	255	36,028,797,018,963,968
2 ⁸ 2	256	2 ²⁴	16,777,216	2 ⁴⁰ terabyte	1,099,511,627,776	2 ⁵⁶	72,057,594,037,927,936
2 ⁹ 5	512	225	33,554,432	241	2,199,023,255,552	257	144,115,188,075,855,872
2 ¹⁰ 1	,024	2 ²⁶	67,108,864	242	4,398,046,511,104	258	288,230,376,151,711,744
211 2	2,048	227	134,217,728	243	8,796,093,022,208	259	576,460,752,303,423,488
212 4	1,096	228	268,435,456	244	17,592,186,044,416	260	1,152,921,504,606,846,976
2 ¹³ 8	3,192	229	536,870,912	245	35,184,372,088,832	261	2,305,843,009,213,693,952
214 1	16,384	2 ³⁰ gigabyte	1,073,741,824	246	70,368,744,177,664	262	4,611,686,018,427,387,904
2 ¹⁵ 3	32,768	231	2,147,483,648	247	140,737,488,355,328	263	9,223,372,036,854,775,808
2 ¹⁶ 6	55,536	232	4,294,967,296	248	281,474,976,710,656	2 ⁶⁴ bubb	18,446,744,073,709,551,616 abyte

FEEDBACK - 4 How many bits are required to index the following amounts of memory? 1. 1,024 bytes = 1 kilobyte • $(2^10) \to 10$ bits 2. 1,024 kilobytes = 1 megabyte ■ (2^20) → 20 bits 3. 1,024 megabytes = 1 gigabyte • $(2^30) \rightarrow 30 \text{ bits}$ 4. 1,024 gigabytes = 1 terabyte • $(2^40) \rightarrow 40 \text{ bits}$ 5. 1,024 terrabytes = 1 petabyte • $(2^50) \rightarrow 50 \text{ bits}$ TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025 L17.10

FEEDBACK - 5 With paging, we divide an address space in fixed sized pieces (known as the page size) Assuming a computer indexes memory using 1 kilobyte memory pages (2^10) How many unique pages are required to manage/index memory? 1 kilobyte (2^10) of memory 1 page ■ 1 megabyte (2^20) of memory ■ 1024 pages (2^10) ■ 1 gigabyte (2^30) of memory **1**,048,576 pages (2^20) ■ 1 terabyte (2^40) of memory **1**,073,741,824 pages (2^30) 1 petabyte (2^50) of memory **1**,099,511,627,776 pages (2^40) TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

11

OBJECTIVES - 5/29 • Questions from 5/27 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 5 AOE A3: (Tutorial) Intro to Linux Kernel Modules - June 10 A0E ■ Final exam - Thursday June 12 @ 3:40pm Quiz 4 - Page Tables - Due June 8 AOE Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025 117 12

OBJECTIVES - 5/29

- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 AOE
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

13

OBJECTIVES - 5/29

- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 A0E
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 14

ASSIGNMENT 3: INTRODUCTION TO LINUX KERNEL MODULES

- Assignment 3 provides an introduction to kernel programming by demonstrating how to create a **Linux Kernel Module**
- Kernel modules are commonly used to write device drivers and can access protected operating system data structures
 - For example: Linux task struct process data structure

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

15

OBJECTIVES - 5/29

- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 A0E
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 16

FINAL EXAM - THURSDAY JUNE 12 @ 3:40PMTH

- Thursday June 12 from 3:40 to 5:40 pm
 - Final (100 points)
 - Similar number of questions as the midterm
 - 2-hours
 - Focus on new content since the midterm (~70% new, 30% before)
- Final Exam Review -
 - Complete Memory Segmentation Activity
 - Complete Quiz 4
 - Practice Final Exam Questions 2nd hour of June 5th class session
 - Individual work
 - 3 pages of notes (any sized paper), double sided
 - Basic calculators allowed
 - NO smartphones, laptop, book, Internet, group work

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

17

OBJECTIVES - 5/29

- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 A0E
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 18

CATCH UP FROM LECTURE 16

- Switch to Lecture 16 Slides
- Slides L18.54 to L18.61 (Chapter 18 - Introduction to Paging)

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

19


OBJECTIVES - 5/29


- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 AOE
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


May 29, 2025


TCSS422: Operating Systems [Spring 2025]
School of Engineering and Technology, University of Washington - Tacoma


L17.20


























TLB - ADDRESS TRANSLATION CACHE

- Key detail:
- For a TLB miss, we first access the page table in RAM to populate the TLB... we then requery the TLB
- All address translations go through the TLB

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

31

OBJECTIVES - 5/29


- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 A0E
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 32

TLB EXAMPLE							
	int sum = 0 ; for(i=0; i<10; i++) { sum+=a[i]; }		VPN = 00 VPN = 01 VPN = 03		FSET 3 12	16	
Example:Program addressable of the example:	VPN = 04 VPN = 05 VPN = 06 VPN = 07 VPN = 08 VPN = 09 VPN = 10	a[0] a[3] a[4] a[7] a[8]	a[1] a[5] a[9]	a[2] a[6]			
Page size: 16Offset is addiStore an array	VPN = 11 VPN = 12 VPN = 13 VPN = 14 VPN = 15						
May 29, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Un		Tacoma		L1	7.33	






TLB EXAMPLE - 4									
0: int sum = 0; 1: for(i=0; i<10; i++){ 2: sum+=a[i]; 3: } • What factors affect the hit/miss rate? • Page size • Data/Access locality (how is data accessed?) • Sequential array access vs. random array access • Temporal locality • Size of the TLB cache (how much history can you store?)					OFI 4 OE a[0] a[4] a[8]	a[1] a[5] a[9]	a[2] a[6]		
May 29, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Un		acoma			L17.	36		

OBJECTIVES - 5/29 Questions from 5/27 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 5 AOE A3: (Tutorial) Intro to Linux Kernel Modules - June 10 A0E ■ Final exam - Thursday June 12 @ 3:40pm Quiz 4 - Page Tables - Due June 8 AOE ■ Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

37



LINEAR PAGE TABLES

- Consider array-based page tables:
 - Each process has its own page table
 - 32-bit process address space (up to 4GB)
 - With 4 KB pages
 - 20 bits for VPN
 - 12 bits for the page offset

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

39

LINEAR PAGE TABLES - 2

- Page tables stored in RAM
- Support potential storage of 2²⁰ translations
 - = 1,048,576 pages per process @ 4 bytes/page
- Page table size 4MB / process

Page table size = $\frac{2^{32}}{2^{12}} * 4Byte = 4MByte$

- Consider 100+ OS processes
 - Requires 400+ MB of RAM to store process information

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma


40


L17.40


LINEAR PAGE TABLES - 2 Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page Page table size 4MB / process Page tables are too big and consume too much memory. Need Solutions ... Consider 100+ OS processes Requires 400+ MB of RAM to store process information


41


OBJECTIVES - 5/29 • Questions from 5/27 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 5 AOE A3: (Tutorial) Intro to Linux Kernel Modules - June 10 A0E ■ Final exam - Thursday June 12 @ 3:40pm Quiz 4 - Page Tables - Due June 8 AOE ■ Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025 117 42





















4 GB computer (2^32) and 4KB pages (2^12) 1. How much space is required for a 2-level page table with one page directory (PD) and one page table (PT)? 2. How much memory can a single PD pointing to a single PT address?




















EXAMPLE - 3 For this example, how much space is required to store as a single-level page table with any number of PTEs? 16KB address space, 64 byte pages 256 page frames, 4 byte page size 1,024 bytes required (single level) How much space is required for a two-level page table with only 4 page table entries (PTEs)? Page directory = 16 entries x 4 bytes (1 x 64 byte page) Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page) 128 bytes required (2 x 64 byte pages) Savings = using just 12.5% the space !!!

School of Engineering and Technology, University of Washington - Tacoma

TCSS422: Operating Systems [Spring 2025]


59

May 29, 2025

For this example, how much space is required to store as a single-level page table with any number of PTEs?


16KB address space, 64 byte pages, 256 page frames, 4 byte page size


Storage requirement: bytes required (single level)




How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)? (one page each for code segment, stack segment, heap segment, data segment) 16KB address space, 64 byte pages, 256 page frames, 4 byte page size


Page directory = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)
Store requirement = 128 bytes required (2 x 64 byte pages)
Savings =




























```
ADDRESS TRANSLATION CODE

// 5-level Linux page table address lookup

//

// Inputs:

// mm_struct - process's memory map struct

// vpage - virtual page address

// Define page struct pointers

pgd_t *pgd;

p4d_t *p4d;

pud_t *pud;

pmd_t *pud;

pmd_t *put;

pte_t *pte;

struct page *page;

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma
```

ADDRESS TRANSLATION - 2 pgd_offset(): pgd = pgd offset(mm, vpage); Takes a vpage address and the mm_struct if (pgd_none(*pgd) || pgd_bad(*pgd)) for the process, returns the PGD entry that return 0; covers the requested address... p4d = p4d_offset(pgd, vpage); p4d/pud/pmd_offset(): if (p4d_none(*p4d) || p4d_bad(*p4d)) Takes a vpage address and the return 0; pgd/p4d/pud entry and returns the pud = pud offset(p4d, vpage); relevant p4d/pud/pmd. if (pud none(*pud) || pud bad(*pud)) return 0; pmd = pmd offset(pud, vpage); if (pmd none(*pmd) || pmd bad(*pmd)) return 0; if (!(pte = pte_offset_map(pmd, vpage))) return 0; pte_unmap() if (!(page = pte_page(*pte))) release temporary kernel mapping return 0; for the page table entry physical page addr = page to phys(page) pte unmap(pte); return physical_page_addr; // param to send back TCSS422: Operating Systems [Spring 2025] L17.75 May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

75

INVERTED PAGE TABLES



- Keep a single page table for each physical page of memory
- Consider 4GB physical memory
- Using 4KB pages, page table requires 4MB to map all of RAM
- Page table stores
 - Which process uses each page
 - Which process virtual page (from process virtual address space) maps to the physical page
- All processes share the same page table for memory mapping, kernel must isolate all use of the shared structure
- Finding process memory pages requires search of 2²⁰ pages
- Hash table: can index memory and speed lookups

TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

117 76

MULTI-LEVEL PAGE TABLE EXAMPLE

- Consider a 16 MB computer which indexes memory using 4KB pages
- (#1) For a single level page table, how many pages are required to index memory?
- (#2) How many bits are required for the VPN?
- (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required?
- (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry?

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

L17.77

MULTI LEVEL PAGE TABLE EXAMPLE - 2

- (#5) How many bytes (or KB) are required for a single level page table?
- Let's assume a simple HelloWorld.c program.
- HelloWorld.c requires virtual address translation for 4 pages:
 - 1 code page
- 1 stack page
- 1 heap page
- 1 data segment page
- (#6) Assuming a two-level page table scheme, how many bits are required for the Page Directory Index (PDI)?
- (#7) How many bits are required for the Page Table Index (PTI)?

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 78

MULTI LEVEL PAGE TABLE EXAMPLE - 3

- Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes:
 - 6 bits for the Page Directory Index (PDI)
 - 6 bits for the Page Table Index (PTI)
 - 12 offset bits
 - 8 status bits
- (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages?
- HINT: we need to allocate one Page Directory and one Page Table...
- HINT: how many entries are in the PD and PT

May 29, 2025

TCSS422: Operating Systems [Spring 2025]
School of Engineering and Technology, University of Washington - Tacoma

L

79

MULTI LEVEL PAGE TABLE EXAMPLE - 4

- (#9) Using a single page directory entry (PDE) pointing to a single page table (PT), if all of the slots of the page table (PT) are in use, what is the total amount of memory a two-level page table scheme can address?
- (#10) And finally, for this example, as a percentage (%), how much memory does the 2-level page table scheme consume compared to the 1-level scheme?
- <u>HINT</u>: two-level memory use / one-level memory use

May 29, 2025

TCSS422: Operating Systems [Spring 2025]


School of Engineering and Technology, University of Washington - Tacoma


L17.80

ANSWERS #1 - 4096 pages #2 - 12 bits #3 - 12 bits #4 - 4 bytes = #5 - 4096 x 4 = 16,384 bytes (16KB) ■ #6 - 6 bits ■ #7 - 6 bits ■ #8 - 256 bytes for Page Directory (PD) (64 entries x 4 bytes) 256 bytes for Page Table (PT) TOTAL = 512 bytes ■ #9 - 64 entries, where each entry maps a 4,096 byte page With 12 offset bits, can address 262,144 bytes (256 KB) ■ #10- 512/16384 = .03125 \rightarrow 3.125% TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

81

OBJECTIVES - 5/29 • Questions from 5/27 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 5 AOE A3: (Tutorial) Intro to Linux Kernel Modules - June 10 A0E ■ Final exam - Thursday June 12 @ 3:40pm Quiz 4 - Page Tables - Due June 8 AOE ■ Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025 117 82





MOTIVATION FOR EXPANDING THE ADDRESS SPACE

- Provide the illusion of an address space larger than physical RAM
- For a single process
 - Convenience
 - Ease of use
- For multiple processes
 - Large virtual memory space supports running many concurrent processes. . .

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

L17.85

85

LATENCY TIMES

- Design considerations:
 - SSDs 4x the time of DRAM
 - HDDs 80x the time of DRAM

Action	Latency (ns)	(μs)	
L1 cache reference	0.5ns		
L2 cache reference	7 ns		14x L1 cache
Mutex lock/unlock	25 ns		
Main memory reference	100 ns		20x L2 cache, 200x L1
Read 4K randomly from SSD*	150,000 ns	150 μs	~1GB/sec SSD
Read 1 MB sequentially from memory	250,000 ns	250 μs	
Read 1 MB sequentially from SSD*	1,000,000 ns	1,000 μs	1 ms ~1GB/sec SSD, 4X memory
Read 1 MB sequentially from disk	20,000,000 ns	20,000 μs	20 ms 80x memory, 20X SSD

- Latency numbers every programmer should know
- From: https://gist.github.com/jboner/2841832#file-latency-txt


May 29, 2025


TCSS422: Operating Systems [Spring 2025]
School of Engineering and Technology, University of Washington - Tacoma


L17.86

OBJECTIVES - 5/29 Questions from 5/27 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - June 5 AOE A3: (Tutorial) Intro to Linux Kernel Modules - June 10 A0E ■ Final exam - Thursday June 12 @ 3:40pm Quiz 4 - Page Tables - Due June 8 AOE Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms Swapping Policies TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma

87







PAGE LOCATION Memory pages are: Stored in memory Swapped to disk Present bit In the page table entry (PTE) indicates if page is present Page fault Memory page is accessed, but has been swapped to disk TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

91

PAGE FAULT OS steps in to handle the page fault Loading page from disk requires a free memory page Page-Fault Algorithm PFN = FindFreePhysicalPage() 2: if (PFN == -1) // no free page found PFN = EvictPage() // run replacement algorithm DiskRead(PTE.DiskAddr, pfn) 4: // sleep (waiting for I/O) // set PTE bit to present 5: PTE.present = True PTE.PFN = PFN // reference new loaded page 7: RetryInstruction() // retry instruction TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025 L17.92

PAGE REPLACEMENTS

- Page daemon
 - Background threads which monitors swapped pages
- Low watermark (LW)
 - Threshold for when to swap pages to disk
 - Daemon checks: free pages < LW</p>
 - Begin swapping to disk until reaching the highwater mark
- High watermark (HW)
 - Target threshold of free memory pages
 - Daemon free until: free pages >= HW

TCSS422: Operating Systems [Spring 2025] May 29, 2025 School of Engineering and Technology, University of Washington - Tacoma


93


OBJECTIVES - 5/29


- Questions from 5/27
- Memory Segmentation Activity + answers (available in Canvas)
- Assignment 2 June 5 AOE
- A3: (Tutorial) Intro to Linux Kernel Modules June 10 A0E
- Final exam Thursday June 12 @ 3:40pm
- Quiz 4 Page Tables Due June 8 AOE
- Chapter 19: Translation Lookaside Buffer (TLB)
 - TLB Algorithm, Hit-to-Miss Ratios
- Chapter 20: Paging: Smaller Tables
 - Smaller Tables, Multi-level Page Tables, N-level Page Tables
- Chapter 21/22: Beyond Physical Memory
 - Swapping Mechanisms, Swapping Policies


TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 29, 2025


117 94
































IMPLEMENTING LRU

- Implementing last recently used (LRU) requires tracking access time for all system memory pages
- Times can be tracked with a list
- For cache eviction, we must scan an entire list
- Consider: 4GB memory system (2³²), with 4KB pages (212)
- This requires 2²⁰ comparisons !!!
- Simplification is needed
 - Consider how to approximate the oldest page access

May 29, 2025

TCSS422: Operating Systems [Spring 2025]

School of Engineering and Technology, University of Washington - Tacoma

107

IMPLEMENTING LRU - 2


- Harness the Page Table Entry (PTE) Use Bit
- HW sets to 1 when page is used
- OS sets to 0
- Clock algorithm (approximate LRU)
 - Refer to pages in a circular list
 - Clock hand points to current page
 - Loops around
 - IF USE_BIT=1 set to USE_BIT = 0
 - IF USE_BIT=0 replace page


May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

117 108

L17.107





WHEN TO LOAD PAGES

- On demand → demand paging
- Prefetching
 - Preload pages based on anticipated demand
 - Prediction based on locality
 - Access page P, suggest page P+1 may be used
- What other techniques might help anticipate required memory pages?
 - Prediction models, historical analysis
 - In general: accuracy vs. effort tradeoff
 - High analysis techniques struggle to respond in real time

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

111

OTHER SWAPPING POLICIES

- Page swaps / writes
 - Group/cluster pages together
 - Collect pending writes, perform as batch
 - Grouping disk writes helps amortize latency costs
- Thrashing
 - Occurs when system runs many memory intensive processes and is low in memory
 - Everything is constantly swapped to-and-from disk

May 29, 2025

TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma

L17.112

OTHER SWAPPING POLICIES - 2 Working sets Groups of related processes When thrashing: prevent one or more working set(s) from running Temporarily reduces memory burden Allows some processes to run, reduces thrashing

113

