

OBJECTIVES - 5/23

Questions from 5/21

Memory Segmentation Activity + answers (available in Canvas)

Assignment 2 - May 31

Assignment 3 - (Tutorial) Introduction to Linux Kernel Modules

Final exam - Thursday June 6 @ 3:40pm

Quiz 4 - Page Tables - Due June 6 @ 11:59 am

Chapter 19: Translation Lookaside Buffer (TLB)

TLB Algorithm, Hit-to-Miss Ratios


Chapter 20: Paging: Smaller Tables

Smaller Tables, Multi-level Page Tables, N-level Page Tables


Chapter 21/22: Beyond Physical Memory

Swapping Mechanisms, Swapping Policies

<u>I</u>




3



6

Slides by Wes J. Lloyd



FEEDBACK - 3

■ For simplicity rounding is often acceptable:
■ 1 kilobyte (2^10) = 1,024 bytes → 1,000 bytes
■ 1,024 kilobytes (2^20) = 1 megabyte → 1,000,000,000 bytes
■ 1,024 megabytes = 1 gigabyte (2^30)→1,000,000,000 bytes
■ 1,024 gigabytes = 1 terabyte (2^40)→1,000,000,000,000 bytes
■ 1,024 terrabytes = 1 petabyte (2^50)→1,000,000,000,000,000 bytes
■ 1,024 terrabytes = 1 petabyte (2^50)→1,000,000,000,000,000 bytes

8

214	16,384	2 ³⁰ gigabyte	1,073,741,824	246	70,368,744,177,664	262	4,611,686,018,427,387,904
2 ¹³	8,192	229	536,870,912	245	35,184,372,088,832	261	2,305,843,009,213,693,952
212	4,096	228	268,435,456	244	17,592,186,044,416	260	1,152,921,504,606,846,976
211	2,048	227	134,217,728	243	8,796,093,022,208	259	576,460,752,303,423,488
2 ¹⁰ kilob	1,024	226	67,108,864	242	4,398,046,511,104	258	288,230,376,151,711,744
29	512	225	33,554,432	241	2,199,023,255,552	257	144,115,188,075,855,872
2 ⁸	256	224	16,777,216	2 ⁴⁰ terabyte	1,099,511,627,776	2 ⁵⁶	72,057,594,037,927,936
27	128	2 ²³	8,388,608	239	549,755,813,888	255	36,028,797,018,963,968
2 ⁶	64	222	4,194,304	238	274,877,906,944	254	18,014,398,509,481,984
2 ⁵	32	221	2,097,152	237	137,438,953,472	253	9,007,199,254,740,992
24	16	2 ²⁰ megabyt	1,048,576	2 ³⁶	68,719,476,736	252	4,503,599,627,370,496
23	8	219	524,288	235	34,359,738,368	251	2,251,799,813,685,248
22	4	218	262,144	234	17,179,869,184	250	1,125,899,906,842,624
21	2	217	131,072	233	8,589,934,592	249	562,949,953,421,312

FEEDBACK - 4

■ How many bits are required to Index the following amounts of memory?

1. 1,024 bytes = 1 kilobyte

• (2^10) → 10 bits

2. 1,024 kilobytes = 1 megabyte

• (2^20) → 20 bits

3. 1,024 megabytes = 1 gigabyte

• (2^30) → 30 bits

4. 1,024 gigabytes = 1 terabyte

• (2^40) → 40 bits

5. 1,024 terrabytes = 1 petabyte

• (2^50) → 50 bits

1.024 terrabytes = 1 petabyte

• (2^50) → 50 bits


10

12

9


OBJECTIVES - 5/23 • Ouestions from 5/21 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - May 31 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 6 @ 3:40pm • Quiz 4 - Page Tables - Due June 6 @ 11:59 am Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies May 23, 2024 TCSS422: Operating Systems (Spring 2024 School of Engineering and Technology, Ur L17.12

Slides by Wes J. Lloyd



OBJECTIVES - 5/23 Questions from 5/21 ■ Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - May 31 - Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 ■ Final exam – Thursday June 6 @ 3:40pm Quiz 4 - Page Tables - Due June 6 @ 11:59 am Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies May 23, 2024 TCSS422: Operating Systems (Spring 2024) School of Engineering and Technology, Un L17.14

13 14



OBJECTIVES - 5/23

Questions from 5/21

Memory Segmentation Activity + answers (available in Canvas)

Assignment 2 - May 31

Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9

Final exam - Thursday June 6 @ 3:40pm

Quiz 4 - Page Tables - Due June 6 @ 11:59 am

Chapter 20: Paging: Smaller Tables

Smaller Tables, Multi-level Page Tables, N-level Page Tables

Chapter 21/22: Beyond Physical Memory

Swapping Mechanisms, Swapping Policies


16


18


15

FINAL EXAM - THURSDAY JUNE 6 @ 3:40PMTH ■ Thursday June 6 from 3:40 to 5:40 pm Final (100 points) • SHORT: similar number of questions as the midterm 2-hours • Focus on new content - since the midterm (~70% new, 30% before) Final Exam Review - Complete Memory Segmentation Activity Complete Quiz 4 Practice Final Exam Questions – 2nd hour of May 30th class session Individual work 2 pages of notes (any sized paper), double sided Basic calculators allowed NO smartphones, laptop, book, Internet, group work TCSS422: Operating Systems (Spring 2024) School of Engineering and Technology, University of Washington - Tacoma May 23, 2024 L17.17


OBJECTIVES - 5/23 ■ Questions from 5/21 Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - May 31 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 6 @ 3:40pm Quiz 4 - Page Tables - Due June 6 @ 11:59 am Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables ■ Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies May 23, 2024 TCSS422: Operating Systems (Spring 2024 School of Engineering and Technology, Ur L17.18 ersity of Washington - Tacoma










22



TRANSLATION LOOKASIDE BUFFER - 2 Goal: Reduce access 1174 to the page - 1124 tables 1074 0 0000 0000 0000 0000 000 - 1024 ■ Example: 50 RAM accesses 7282 for first 5 for-loop iterations ■ Move lookups from RAM to TLB 4146 by caching page table entries May 23, 2024 L17.24 ersity of Washington - Tacoma









```
TLB BASIC ALGORITHM
For: array based page table
■ Hardware managed TLB
      1: VPN = (VirtualAddress & VPN_MASK ) >> SHIFT
     2: (Success , TlbEntry) = TLB_Lookup(VPN)
         if(Success == True){ //
          if(CanAccess(TlbEntry.ProtectBits) == True ){
              Offset = VirtualAddress & OFFSET MASK
           PhysAddr (TlbEntry.PFN << SHIFT) | Offset
              AccessMemory( PhysAddr )
           else RaiseException(PROTECTION_ERROR)
              Generate the physical address to access memory
    May 23, 2024
                                                                     L17.28
```


```
TLB BASIC ALGORITHM - 2
 11:
        else{ //TLB Miss
            PTEAddr = PTBR + (VPN * sizeof(PTE))
 12:
 13:
       PTE = AccessMemory(PTEAddr)
            (...) // Check for, and raise exceptions.
 15:
 16:
            TLB_Insert( VPN , PTE.PFN , PTE.ProtectBits)
 17:
            RetryInstruction()
 18:
 19:)
                Retry the instruction... (requery the TLB)
May 23, 2024
                                                                        L17.29
                                          ersity of Washington - Tacoma
```


```
TLB - ADDRESS TRANSLATION CACHE
■ Key detail:
For a TLB miss, we first access the page table in RAM to
 populate the TLB... we then requery the TLB
All address translations go through the TLB
                  TCSS422: Operating Systems (Spring 2024)
School of Engineering and Technology, University of Washington - Tacoma
    May 23, 2024
                                                                      L17.30
```

29 30










5





OBJECTIVES - 5/23 ■ Questions from 5/21 ■ Memory Segmentation Activity + answers (available in Canvas) Assignment 2 - May 31 Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9 Final exam - Thursday June 6 @ 3:40pm • Quiz 4 - Page Tables - Due June 6 @ 11:59 am Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables Chapter 21/22: Beyond Physical Memory Swapping Mechanisms, Swapping Policies TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 23, 2024 L17.36


35 36

Slides by Wes J. Lloyd

L17.6







LINEAR PAGE TABLES - 2 Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page Page table size 4MB / process Page tables are too big and consume too much memory. Need Solutions ... Consider 100+ OS processes Requires 400+ MB of RAM to store process information May 23, 2024 L17.40

40


42


```
OBJECTIVES - 5/23
   Questions from 5/21
    ■ Memory Segmentation Activity + answers (available in Canvas)
    Assignment 2 - May 31
    Assignment 3: (Tutorial) Intro to Linux Kernel Modules - June 9
    Final exam - Thursday June 6 @ 3:40pm
    Quiz 4 - Page Tables - Due June 6 @ 11:59 am
    ■ Chapter 19: Translation Lookaside Buffer (TLB)
      • TLB Algorithm, Hit-to-Miss Ratios
    Chapter 20: Paging: Smaller Tables
      Smaller Tables Multi-level Page Tables, N-level Page Tables
    Chapter 21/22: Beyond Physical Memory


    Swapping Mechanisms, Swapping Policies


                    TCSS422: Operating Systems [Spring 2024]
School of Engineering and Technology, University of Washington - Tacoma
       May 23, 2024
                                                                    L17.41
41
```


PAGING: USE LARGER PAGES ■ <u>Larger pages</u> = 16KB = 2¹⁴ ■ 32-bit address space: 232 ■ 2¹⁸ = 262,144 pages $\frac{2^{32}}{2^{14}} * 4 = 1MB$ per page table ■ Memory requirement cut to 1/4 However pages are huge ■ Internal fragmentation results ■ 16KB page(s) allocated for small programs with only a few variables TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 23, 2024 L17.42

















47 48







May 23, 2023

TCSS422- Operating Systems | Spring 2024|
School of Engineering and Technology, University of Washington - Tacoma L17.51





51





53 54





PAGE TABLE INDEX

4 bits page directory index (PDI – 1st level)
4 bits page table index (PTI – 2nd level)

Page Directory Index Page Table Index

13 12 11 10 9 8 7 6 5 4 3 2 1 0

VPN 14-bits Virtual address

To dereference one 64-byte memory page,
We need one page directory entry (PDE)
One page table Index (PTI) – can address 16 pages

May 23, 2024 TCSS422: Operating Systems (Spring 2024)
School of Engineering and Rectinology, University of Washington - Tacoma

EXAMPLE - 3

For this example, how much space is required to store as a single-level page table with any number of PTEs?

16KB address space, 64 byte pages
256 page frames, 4 byte page size
1,024 bytes required (single level)

How much space is required for a two-level page table with only 4 page table entries (PTEs)?

Page directory = 16 entries x 4 bytes (1 x 64 byte page)
Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)
128 bytes required (2 x 64 byte pages)
Savings = using just 12.5% the space!!!

57

For this example, how much space is required to store as a <u>single-level</u> page table with any number of PTEs?
16KB address space, 64 byte pages, 256 page frames, 4 byte page size

Storage requirement: bytes required (single level)

For this example, how much space is required to store as a <u>single-level</u> page table with any number of PTES?

16KB address space, 64 byte pages, 256 page frames, 4 byte page size

2¹⁴ — 16KB RAM

2⁶ — 64 bytes Pakes size

2¹⁴/2⁶ = 2⁸ — pages -> 256

exchently costs 4 bytes

2 56 entres × 4 bytes = 1024 bytes

1 KB

Storage requirement: bytes required (single level)

60


58

Slides by Wes J. Lloyd


How much space is required for a <u>two-level</u> page table with only 4 page table entries (PTEs)? (one page each for code segment, stack segment, heap segment, data segment) 16KB address space, 64 byte pages, 256 page frames, 4 byte page size Page directory = 16 entries x 4 bytes (1 x 64 byte page) Page table = 16 entries (4 used) x 4 bytes (1 x 64 byte page)


Store requirement = 128 bytes required (2 x 64 byte pages)

Savings =




61 62














65 66















71 72




ADDRESS TRANSLATION - 2 pgd = pgd_offset(mm, vpage);
if (pgd_none(*pgd) || pgd_bad(*pgd))
return 0;
p4d = p4d_offset(pgd, vpage);
if (p4d_none(*p4d) || p4d_bad(*p4d))

pgd_offset();
Takes a vpage address and the mm_struct for the process, returns the PGD entry that covers the requested address...


p4d/pud/pmd_offset();
Takes a vpage address and the p4d/pud/pmd_offset(): Takes a vpage address and the pgd/p4d/pud entry and returns the return 0; pud = pud_offset(p4d, vpage);
if (pud_none(*pud) || pud_bad(*pud)) relevant p4d/pud/pmd. return 0; pmd = pmd_offset(pud, vpage); if (pmd_none(*pmd) || pmd_bad(*pmd)) return 0; if (!(pte = pte_offset_map(pmd, vpage))) return 0; pte_unmap() if (!(page = pte_page(*pte)))
 return 0; porary kernel mapping physical_page_addr = page_to_phys(page) for the page table entry return physical_page_addr; // param to send back TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 23, 2024 117.74

74





MULTI-LEVEL PAGE TABLE EXAMPLE Consider a 16 MB computer which indexes memory using 4KB pages = (#1) For a single level page table, how many pages are required to index memory? • (#2) How many bits are required for the VPN? • (#3) Assuming each page table entry (PTE) can index any byte on a 4KB page, how many offset bits are required? • (#4) Assuming there are 8 status bits, how many bytes are required for each page table entry? May 23, 2024 L17.76


76




MULTI LEVEL PAGE TABLE EXAMPLE - 3 Assume each page directory entry (PDE) and page table entry (PTE) requires 4 bytes: • 6 bits for the Page Directory Index (PDI) • 6 bits for the Page Table Index (PTI) • 12 offset bits 8 status bits • (#8) How much total memory is required to index the HelloWorld.c program using a two-level page table when we only need to translate 4 total pages? ■ HINT: we need to allocate one Page Directory and one Page Table.. ■ HINT: how many entries are in the PD and PT TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 23, 2024 L17.78










81




MOTIVATION FOR EXPANDING THE ADDRESS SPACE


Provide the illusion of an address space larger than physical RAM


For a single process
Convenience
Ease of use

For multiple processes
Large virtual memory space supports running many concurrent processes...

83







SWAP SPACE - 2

The size of the swap space can be seen using the Linux free command: "free -h"

Wloydgdtone:-\$ free -h

Wloydgdtone:-\$ free -h

Wloydgdtone:-\$ free -h

Word total used free shared buff/cache available free shared shar

88

07




PAGE LOCATION

Memory pages are:
Stored in memory
Swapped to disk

Present bit
In the page table entry (PTE) indicates if page is present


Page fault
Memory page is accessed, but has been swapped to disk

89 90



PAGE REPLACEMENTS ■ Page daemon Background threads which monitors swapped pages ■ Low watermark (LW) Threshold for when to swap pages to disk Daemon checks: free pages < LW</p> Begin swapping to disk until reaching the highwater mark High watermark (HW) Target threshold of free memory pages Daemon free until: free pages >= HW L17.92


92



REPLACEMENT **POLICIES**

94

96





OPTIMAL REPLACEMENT POLICY ■ What if: • We could predict the future (... with a magical oracle) All future page accesses are known • Always replace the page in the cache used farthest in the future Used for a comparison Provides a "best case" replacement policy Consider a 3-element empty cache with the following page accesses: What is the hit/miss ratio? 0 1 2 0 1 3 0 3 1 2 1 6 hits May 23, 2024 L17.96 ersity of Washington - Tacoma

Slides by Wes J. Lloyd

95

L17.16





HISTORY-BASED POLICIES ■ LRU: Least recently used Always replace page with oldest access time (front) Always move end of cache when element is read again LRU requires constant reorganization of the cache Considers temporal locality (when pg was last accessed) What is the hit/miss ratio? 0 1 2 0 1 3 0 3 1 2 1 6 hits ■ LFU: Least frequently used Always replace page with the fewest # of accesses (front) Incorporates frequency of use - must track pg accesses Consider frequency of page accesses Hit/miss ratio is=6 hits 0 1 2 0 1 3 0 3 1 2 1 TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, Univ L17.99

Consider a 3-element cache. With a FIFO replacement policy, how many hits occur with the following page access sequence: 12013120213 2 hits 3 hits 4 hits 5 hits 6 hits


99


Consider a 3-element cache. With an LRU replacement policy, how many hits occur with the following page access sequence: 12013120213 2 hits 3 hits 4 hits 5 hits 6 hits TCSS422: Operating Systems [Spring 2024]
****Sensolver Elegiheering an interestivate of the sension of the sens L17.


WORKLOAD EXAMPLES: NO-LOCALITY No-Locality (Random Access) Workload Perform 10,000 random page accesses Across set of 100 memory pages May 23, 2024 L17.102

102

100







IMPLEMENTING LRU

Implementing last recently used (LRU) requires tracking access time for all system memory pages

Times can be tracked with a list

For cache eviction, we must scan an entire list

Consider: 4GB memory system (2³²), with 4KB pages (2¹²)

This requires 2²⁰ comparisons !!!


Simplification is needed


Consider how to approximate the oldest page access

May 23, 2024


TCSS422: Operating Systems (Syring 2024) school of Engineering and Technology, University of Washington - Tacoma


105 106






107 108







OTHER SWAPPING POLICIES - 2

 Working sets
 Groups of related processes
 When thrashing: prevent one or more working set(s) from running
 Temporarily reduces memory burden
 Allows some processes to run, reduces thrashing

112

111

