






Oui	z Instr	uctic	ns			oack S					
Qui	2 11150	uctic	115								
	Questi	on 1								0.5 pts	
	On a so class:	ale of 1	1 to 10, j	please o	lassify yo	our persp	ective	on mater	ial cov	ered in today's	
	1	2	3	4	5	6	7	8	9	10	
	Mostly Review			N	Equal ew and Re	/iew				Mostly New to Me	
h											
	Questi	on 2								0.5 pts	
	Please I	rate the	e pace of	today's	class:						
	1	2	3	4	5	6	7	8	9	10	
	Slow				Just Right					Fast	
L					-			Spring 2			








































18


ſ	MEMORY HEADERS - 3	
N bytes + size	user malloc size	
	<pre>ree (void *ptr) { header_t *hptr = (void *)ptr - sizeof(header_t); </pre>	
May 27, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma	L16.19

















































































I	NOW FOR AN ENTIRE OS
■ If 4 MB is r	equired to store one process
	ow much memory is required for an entire OS? ample 100 processes
Page table	memory requirement is now 4MB x 100 = 400MB
	r has 4GB memory (maximum for 32-bits), ble consumes 10% of memory
	400 MB / 4000 GB
Is this effice	ient?
May 27, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma





	PAGE TABLE ENTRY	
 P: present R/W: read/w U/S: supervis A: accessed D: dirty bit PFN: the page 	sor	
31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 PFN U Image: Control of the second se	
May 27, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma	L16.49














































COUI	NTING MEMORY ACCESSES	
Example: Use	this Array initialization Code	
int array[1000];]
	; i < 1000; i++) cray[i] = 0;	
	-	•
Assembly equ	livalent:	
0x1024 mov 0x1028 inc	1 \$0x0,(%edi,%eax,4) 1 %eax	
0x1024 mov 0x1028 inc	1 \$0x0,(%edi,%eax,4) 1 %eax 1 \$0x03e8,%eax	
0x1024 mov 0x1028 inc 0x102c cmp	1 \$0x0,(%edi,%eax,4) 1 %eax 1 \$0x03e8,%eax	


























TLB EXAMPLE											
0: 1: 2: 3:	<pre>int sum = 0 ; for(i=0; i<10; i++) { sum+=a[i]; }</pre>		VPN = 00 VPN = 01 VPN = 03	00 04		FSET 3 12	16				
Example:Program ad	dress space: 256-byte		VPN = 04 VPN = 05 VPN = 06 VPN = 07	a[3]	a[0] a[4]	a[1]	a[2]				
	e using 8 total bits (2 ⁸) he VPN (16 total pages)		VPN = 08 VPN = 09 VPN = 10	a[7]	a[8]	a[9]	aloi				
 Page size: 1 Offset is a 	.6 bytes Idressable using 4-bits		VPN = 11 VPN = 12 VPN = 13								
Store an ar	ay: of (10) 4-byte integ		VPN = 14 VPN = 15								
May 27, 2025	TCSS422: Operating Systems [Spring 2025 School of Engineering and Technology, Ur		Tacoma			LI	16.75				








	TLB EXAM	PLE - 3				
0: 1: 2: 3:	<pre>int sum = 0 ; for(i=0; i<10; i++) { sum+=a[i]; }</pre>	, in the second s	00 VPN = 00 VPN = 01 VPN = 03		FFSET 08 12	! 1
 For the accesses: a[0], a[1], a[2], a[3], a[4], a[5], a[6], a[7], a[8], a[9] 				a[0] [3] a[4]	a[1] a[5]	a[2 a[6
How manyHow many	/ are hits? / are misses?	1	VPN = 08 a VPN = 09 VPN = 10 VPN = 11	[7] a[8]	a[9]	
	ne hit rate? (%) nisses one for each VP, 7 h	its)	VPN = 12 VPN = 13 VPN = 14 VPN = 15			
May 27, 2025	TCSS422: Operating Systems [Spring 2/ School of Engineering and Technology				L	16.77



































MULTI-LEVEL PAGE TABLES - 2							
 Add level of indirection, the "page directory" Linear Page Table PBTR 201 PBTR 200 PBTR 200 PBTR	dex)						
0 1 rw 86 1 rw 15 Linear (Left) And Multi-Level (Right) Page Tables	PFN204						
May 27, 2025 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma	L16.91						

