



L16.2













MATERIAL / PACE Please classify your perspective on material covered in today's class (41 of 63 respondents - 65.1%): 1-mostly review, 5-equal new/review, 10-mostly new Average – 6.27 (1 - previous 5.96) Please rate the pace of today's class: 1-slow, 5-just right, 10-fast Average - 5.17 (1 - previous 4.55) TCSS422: Computer Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma May 27, 2025 L16.6













OBJECTIVES - 5/27				
Questions from the second s	om 5/22			
Assignment 3	2 - June 5 AOE			
Quiz 3 – Syn	chronized Array - May 26 AOE			
= Tutorial 2 - I	Pthread/locks/conditions tutorial 5/29 AOE			
Assignment	3 (as a Tutorial) - June 10 AOE			
Quiz 4 - Page	e Tables - To be posted			
Chapter 17: I	Free Space Management			
Chapter 18:	Introduction to Paging			
Chapter 19:	Translation Lookaside Buffer (TLB)			
TLB Algorith	m, Hit-to-Miss Ratios			
Chapter 20:	Paging: Smaller Tables			
Smaller Tab	es Multi-level Page Tables N-level Page Tables			
May 27, 2025	TCSS422: Operating Systems (Spring 2025) School of Engineering and Technology, University of Washington - Tacoma			





 We are caught up from lecture 15


 May 27, 2025

 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tecoma
 LL6.14


14


<image><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header>

15




16








Slides by Wes J. Lloyd




THE FREE LIST
stimut
free list struct
free list struct
free fint is is 
free fint 
free fint

20




21



23

















Best fit
 Traverse free list
 Identify all candidate free chunks
 Note which is smallest (has best fit)
 When splitting, "leftover" pieces are small
 (and potentially less useful – fragmented)
 Userst fit
 Traverse free list
 Identify largest free chunk,
 Split largest free chunk, leaving a still large free chunk
 Mwy27, 202
 Traverse Systems [Spring 2025]
 Lide of Engineering Systems [Spring 2025]
 Lide 27





















Buddy allocation: suffers from internal fragmentation
Allocated fragments, typically too large
Coalescing is simple
Two adjacent blocks are promoted up


33



35









CHAPTER 18: INTRODUCTION TO PAGING

38


May 27, 2025



39





41





PAGING: ADDRESS TRANSLATION PAGE: Has two address components • VPN: Virtual Page Number (serves as the page ID) • Offset: Offset within a Page (indexes any byte in the page) VPN offset Va5 Va4 Va3 Va2 Va1 Va0 Example: Page Size: 16-bytes (2<sup>4</sup>), Program Address Space: 64-bytes (2<sup>6</sup>) VPN offset Here program can have just four pages... 0 1 0 1 0 1 TCSS422: Opera School of Engin ing Systems [Spring 2025] ering and Technology, Uni May 27, 2025 L16.42 sity of Wa ington - Tacom
























(3) HOW BIG ARE PAGE TABLES?
 Page tables are too big to store on the CPU
 Page tables are stored using physical memory
 Paging supports efficiently storing a sparsely populated address space
 Reduced memory requirement Compared to base and bounds, and segments

51



52

54



 counting memory accesses

 e transple: Use this Array initialization Code

 int array(1000);

 for (i = 0; i < 1000; i++)</td>

 for (i = 0; i < 1000; i++)</td>

 e Assembly equivalent:

 0x1024 mov1 \$0x0, (tedi, teax, 4)


 0x1025 mol \$eax


 0x1026 mol \$0x00; tedi, teax, 4)


 0x1026 mol \$0x00; tedi, teax

 0x1026 mol \$0x00; tedi, teax


 0x1020 mol \$0x00; tedi \$0x00; teax









57





en. Get help at polle





4GB / 256 KB = 16,384

4GB / 4MB = 1,024


None of the above









63





65







64









69




71





68




70








75




77




**TLB EXAMPLE - 2** 0: int sum = 0 ; OFFSET 04 08 12 16 1: for( i=0; i<10; i++){</pre> VPN = 00 2: sum+=a[i]; VPN - 01 3: VPN = 0 VPN - C Consider the code above: VPN - 05 VPN - 0 
 a[0]
 a[1]
 a[2]


 a[3]
 a[4]
 a[5]
 a[6]

 a[7]
 a[8]
 a[9]
 a[9]
 Initially the TLB does not know where a[] is VPN = 07 VPN - 08 Consider the accesses: VPN = 0 a[0], a[1], a[2], a[3], a[4], a[5], a[6], a[7], VPN = 10 VPN = 11 a[8], a[9] VPN = 12 How many pages are accessed? VPN = 1 What happens when accessing a page not VPN - 14 in the TLB? VPN = 15 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Uni May 27, 2025 L16.76











LINEAR PAGE TABLES
Consider array-based page tables:


Each process has its own page table
32-bit process address space (up to 4GB)
With 4 KB pages
20 bits for VPN
12 bits for the page offset

81














PAG	ING: USE LARGER PAGES
<ul> <li>Larger pages</li> <li>32-bit addres</li> <li>2<sup>18</sup> = 262,14</li> </ul>	ss space: 2 <sup>32</sup>
$\frac{2}{2}$	$\frac{32}{14} * 4 = 1MB$ per page table
Memory requ	irement cut to ¼
However page	es are huge
Internal frage	mentation results
16KB page(s) few variables	) allocated for small programs with only a
May 27, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma





87






86










<u>4 GB computer (2^32) and 4KB pages (2^12)</u>
1. How much space is required for a 2-level page table with one page directory (PD) and one page table (PT)?
2. How much memory can a single PD pointing to a single PT address?


92




93























99




101








МС	RE THAN	TWO LEV	'ELS	
<ul> <li>Consider: page</li> <li>Page size 512</li> <li>VPN is 21 bits</li> </ul>			es	
30 29 28 27 26 25	24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7	6543210	
	VFIN		offset	
	Flag	Detail		
	Virtual address	30 bit		
	Page size	512 byte		
	VPN	21 bit		
	Offset	9 bit		
	CSS422: Operating Systems (Sp chool of Engineering and Techr		gton - Tacoma	L16.103




105




107

		TWO LEVELS - 2
Page ta	able entries per page	e = 512 / 4 = 128
-	- for page table ind	
-		
30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
←		Page Table Index
	VPN	offset
	Flag	Detail
	Virtual address	30 bit
	Page size	512 byte
	VPN	21 bit
	Offset	9 bit
	Page entry per page	128 PTEs


104










ADDRESS TRANSLATION CODE				
<pre>// 5-level Linux page table address lookup // // Inputs: // mm_struct - process's memory map struct // vpage - virtual page address // Define page struct pointers pgd_t *pgd; p4d_t *p4d; pud_t *pu; pmd_t *pu; pte_t *pte; struct page *page;</pre>				
May 27, 2025         TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology. University of Washington - Tacoma         L16.109				



110










MULTI LE	EVEL PAGE TABLE EXAMPLE -	4
single page ta are in use, wh	ingle page directory entry (PDE) pointing to able (PT), if all of the slots of the page table hat is the total amount of memory a two-leve heme can address?	(PT)
how much me consume com	ally, for this example, as a percentage (%), mory does the 2-level page table scheme pared to the 1-level scheme? Il memory use / one-level memory use	
May 27, 2025	TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma	L16.115



117

