





L






3





Slides by Wes J. Lloyd



FEEDBACK FROM 5/18

It was noted that fragmentation can affect RAM and disk storage.
Since paging can avoid fragmentation issues for RAM, is/can paging also be used for disk storage?

Traditional Hard Disk Drives (HDDs) stored data on tracks, where each track was divided into sectors

Sectors are typically 512 bytes

Filesystems (e.g. ext4) determine the smallest blocksize for reading/writing file data

Filesystems must settle on a minimize size of the block


Having a small blocksize greatly increases the size of the file system as it must be able to track smaller units consuming much more disk space!

check filesystem health & stats:
sudo e2fsck -n -v -f {device-file}

sudo blockdev --getbsz {device-file} #check blocksize

{device-file} will be like /dev/sda3 (Virtualbox)

•



FEEDBACK - 3

**MS Windows has a "Defragment and Optimize Drives" application. I was wondering how this app moves data around on the Hard Disk and why the process of creating more contiguous free space for future file storage causes damage over time, and if there is a trade-off between permanent damage caused and the relative speed increase, and where it is worth it given that the application now runs in the background automatically and frequently, where we used to have to do it manually prior to Windows Vista.

**There hopefully is no "damage" per se.

**Fragmentation may seem like damage due to its impact on disk performance

**Sectors on physical disks can and do fail.

**The OS marks them as bad in the filesystem and avoids future use

10


12

9

OBJECTIVES - 5/21 ■ Questions from 5/16 = Assignment 2 - May 31 Quiz 3 - Synchronized Array - May 23 Tutorial 2 - Pthread, locks, conditions tutorial -May 24 Assignment 3 (as a Tutorial) - June 7 Quiz 4 - Page Tables - To be posted ■ Chapter 17: Free Space Management ■ Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm. Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables Multi-level Page Tables N-level Page Table May 21, 2024 TCSS422: Operating Systems (Spring 2024)
School of Engineering and Technology, University of Washington - Tacoma L16.11


OBJECTIVES - 5/21 ■ Questions from 5/16 Assignment 2 - May 31 Quiz 3 – Synchronized Array - May 23 ■ Tutorial 2 - Pthread, locks, conditions tutorial -May 24 Assignment 3 (as a Tutorial) - June 7 Ouiz 4 - Page Tables - To be posted ■ Chapter 17: Free Space Management Chapter 18: Introduction to Paging ■ Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables Multi-level Page Tables N-level Page Table May 21, 2024 TCSS422: Operating Systems [Spring 2024]
School of Engineering and Technology, University of Washington - Tacoma L16.12

Slides by Wes J. Lloyd



OBJECTIVES - 5/21 ■ Questions from 5/16 Assignment 2 - May 31 Quiz 3 - Synchronized Array - May 23 Tutorial 2 - Pthread, locks, conditions tutorial -May 24 - Assignment 3 (as a Tutorial) - June 7 Quiz 4 - Page Tables - To be posted ■ Chapter 17: Free Space Management Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables May 21, 2024 TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma

13 14




OBJECTIVES - 5/21 ■ Questions from 5/16 Assignment 2 - May 31 Quiz 3 - Synchronized Array - May 23 ■ Tutorial 2 - Pthread, locks, conditions tutorial -May 24 Assignment 3 (as a Tutorial) - June 7 Quiz 4 - Page Tables - To be posted Chapter 17: Free Space Management Chapter 18: Introduction to Paging Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables Multi-level Page Tables N-level Page Tabl May 21, 2024 L16.16

16



FREE SPACE MANAGEMENT How should free space be managed, when satisfying variable-sized requests? What strategies can be used to minimize fragmentation? ■ What are the time and space overheads of alternate approaches? TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.18





FRAGMENTATION - 2

External: OS can compact

Example: Client asks for 100 bytes: malloc(100)

OS: No 100 byte contiguous chunk is available: returns NULL

Memory is externally fragmented -- Compaction can fix!

Internal: lost space - OS can't compact

OS returns memory units that are too large

Example: Client asks for 100 bytes: malloc(100)

OS: Returns 125 byte chunk

Fragmentation is *in* the allocated chunk

Memory is lost, and unaccounted for - can't compact

May 21, 2024

TOSS42: Operating Systems (Spring 2024)

School of Engineering and Technology, University of Washington - Tacoms

ALLOCATION STRATEGY: SPLITTING

Request for 1 byte of memory: malloc(1)

30-byte heap: free used free of 10 20 30 years of 10 10 10 10 years of 10 10 10 years of 10 10 years of 10 10 10 years of 10 10 10 years of 10 years of

21

ALLOCATION STRATEGY: COALESCING

■ Consider 30-byte heap
■ Free() frees all 10 bytes segments (list of 3-free 10-byte chunks)

head → addr:10 → addr:20 → addr:20 → NULL

■ Request arrives: malloc(30)
■ SPLIT DOES NOT WORK - no contiguous 30-byte chunk exists!
■ Coalescing regroups chunks into contiguous chunk

head → addr:10 → NULL


■ Allocation can now proceed
■ Coalescing is defragmentation of the free space list


May 21, 2024

TCSS22: Operating Systems [Spring 2024] school of Engineering and Technology, University of Washington-Tacoma

24

22





```
THE FREE LIST

Simple free list struct

typedef struct __node_t {
    int size;
    struct __node_t * {
    int size;
    struct __node_t * *next;
} nodet_t;
} nodet_t;

Use mmap to create free list


4kb heap, 4 byte header, one contiguous free chunk

// mmap() returns a pointer to a chunk of free space
    node_t *head = mmap(NYLL, 40%, PROT_READ/PROT_WRITE,
    head->size = 40% - sizeof(node_t);

Map 21, 2024


TCSS422: Operating Systems (Spring 2024)
School of Ingineering and Technology, University of Washington - Tacoma

116.27
```





21





29 30





GROWING THE HEAP Start with small sized heap Request more memory when full sbrk(), brk() (not in use (not in use) Неар Heap (not in use) (not in use May 21, 2024 L16.33 33

MEMORY ALLOCATION STRATEGIES Best fit Traverse free list Identify all candidate free chunks Note which is smallest (has best fit) • When splitting, "leftover" pieces are small (and potentially less useful - fragmented) ■ Worst fit Traverse free list Identify largest free chunk Split largest free chunk, leaving a still large free chunk May 21, 2024


34


36


EXAMPLES ■ Allocation request for 15 bytes Result of Best Fit Result of Worst Fit May 21, 2024 L16.35

MEMORY ALLOCATION STRATEGIES - 2 ■ First fit Start search at beginning of free list • Find first chunk large enough for request Split chunk, returning a "fit" chunk, saving the remainder · Avoids full free list traversal of best and worst fit • Similar to first fit, but start search at last search location • Maintain a pointer that "cycles" through the list Helps balance chunk distribution vs. first fit • Find first chunk, that is large enough for the request, and split Avoids full free list traversal TCSS422: Operating Systems [Spring 2024]
School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.36

35








BUDDY ALLOCATION - 2 Buddy allocation: suffers from internal fragmentation Allocated fragments, typically too large Coalescing is simple Two adjacent blocks are promoted up May 21, 2024 L16.40


40





A request is made to store 1 byte. For this scenario, which memory allocation strategy will always locate memory the fastest? Best fit Worst fit Next fit None of the above All of the above


41 42
















47 48





51

PAGING DESIGN QUESTIONS (1) Where are page tables stored? (2) What are the typical contents of the page table? (3) How big are page tables? (4) Does paging make the system too slow? May 21, 2024 L16.51

(1) WHERE ARE PAGE TABLES STORED? ■ Example: Consider a 32-bit process address space (4GB=2³² bytes) With 4 KB pages (4KB=2¹² bytes) 20 bits for VPN (2²⁰ pages) • 12 bits for the page offset (212 unique bytes in a page) Page tables for each process are stored in RAM

= 1,048,576 pages per process Each page has a page table entry size of 4 bytes

Support potential storage of 2²⁰ translations

May 21, 2024

52


PAGE TABLE EXAMPLE ■ With 2²⁰ slots in our page table for a single process ■ Each slot (i.e. entry) dereferences a VPN VPN_c Each entry provides a physical frame number VPN- ${\sf VPN_2}$ ■ Each entry requires 4 bytes (32 bits) • 20 for the PFN on a 4GB system with 4KB pages 12 for the offset which is preserved (note we have no status bits, so this is unrealistically small) How much memory is required to store the page table for 1 process? Hint: # of entries x space per entry 4,194,304 bytes (or 4MB) to index one process TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.53


NOW FOR AN ENTIRE OS If 4 MB is required to store one process Consider how much memory is required for an entire OS? With for example 100 processes... ■ Page table memory requirement is now 4MB x 100 = 400MB If computer has 4GB memory (maximum for 32-bits), the page table consumes 10% of memory 400 MB / 4000 GB Is this efficient? TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.54


54

53

L16.52







(3) HOW BIG ARE PAGE TABLES? ■ Page tables are too big to store on the CPU Page tables are stored using physical memory ■ Paging supports efficiently storing a sparsely populated address space Reduced memory requirement Compared to base and bounds, and segments May 21, 2024 L16.58

58


```
(4) DOES PAGING MAKE
            THE SYSTEM TOO SLOW?
■ Translation
■ Issue #1: Starting location of the page table is
 needed
                                                    Page Table:
  HW Support: Page-table base register
                                                     VPO \rightarrow PF3
    stores active process
                                                    VP1 → PF7
    Facilitates translation
                                                    VP2 → PF5
                                   Stored in RAM →
                                                    VP3 → PF2
Issue #2: Each memory address translation for paging
 requires an extra memory reference
  HW Support: TLBs (Chapter 19)
                TCSS422: Operating Systems [Spring 2024]
School of Engineering and Technology, University of Washington - Tacoma
   May 21, 2024
                                                             L16.59
```


PAGING MEMORY ACCESS VPN = (VirtualAddress & VPN_MASK) >> SHIFT // Form the address of the page-table PTEAddr = PTBR + (VPN * sizeof(PTE)) // Fetch the PTE
PTE = AccessMemory(PTEAddr) // Check if process can access the page
if (PTE.Valid == False)
RaiseException(SEGMENTATION_FAULT)
else if (CanAccess(PTE.Protect81ts) == Fal
RaiseException(PROTECTION_FAULT) 12. 13. 14. 15. 16. 17. 18. 19. offset = VirtualAddress & OFFSET_MASK
PhysAddr = (PTE.PFN << PFN_SHIFT) | offset
Register = AccessMemory(PhysAddr) TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.60

59 60

Slides by Wes J. Lloyd

L16.10





Consider a 4GB Computer with 4KB (4096 byte) pages. How many pages would fit into physical memory? 2^32 / 2^20 = 2^12 pages 2^32 / 2^12 = 2^20 pages 2^32 / 2^16 = 2^16 pages 2^32 / 2^8 = 2^24 pages None of the above

For the 4GB computer example, how many bits are required for the VPN? 24 VPN bits (indexes 2^24 locations) 16 VPN bits (indexes 2¹⁶ locations) 20 VPN bits (indexes 2^20 locations) 12 VPN bits (indexes 2^12 locations) None of the above


63

64

66

For the 4GB computer example, how many bits are available for page status bits? 32 - 12 VPN bits = 20 status bits 32 - 24 VPN bits = 8 status bits 32 - 16 VPN bits = 16 status bits 32 - 20 VPN bits = 12 status bits None of the above

For the 4GB computer, how much space does this page table require? (number of page table entries x size of page table entry) 2^20 entries x 4b = 4 MB 2^12 entries x 4b = 16 KB 2^16 entries x 4b = 256 KB 2^24 entries x 4b = 64 MB None of the above



PAGING SYSTEM EXAMPLE


Consider a 4GB Computer:
With a 4096-byte page size (4KB)
How many pages would fit in physical memory?


Now consider a page table:
For the page table entry, how many bits are required for the VPN?
If we assume the use of 4-byte (32 bit) page table entries, how many bits are available for status bits?
How much space does this page table require?
for page table entries x size of page table entry
How many page tables (for user processes)
would fill the entire 4GB of memory?

May 21, 2024


CCCS422: Operating Systems [Spring 2024], University of Washington - Taccoma

67 68





03



COUNTING MEMORY ACCESSES

= Example: Use this Array initialization Code

int array(1000);
cor (i = 0; i < 1000; i++)
array(i) = 0;


= Assembly equivalent:


Ox1024 mov1 SOXO, (%ed1,%eax,4)
Ox1026 incl %eax
Ox1030 incl %eax
Ox1030 jne Ox1024


May 21, 2024


TCS5422: Operating Systems (Spring 2024)
School of Engineering and Technology, University of Washington - Tacoma

71 72










75 7



```
TLB BASIC ALGORITHM

For: array based page table

Hardware managed TLB

1: VFM = (VirtualAddress & VFM_MASK ) >> SHIFT

2: (Success , 71bShtry) = TlB_Lookup(VFM)

3: if (Success == True) { // TLB Hit

4: if (CanAccess (T1bShtry, PTO tabetBits) == True ) {

5: offset = VirtualAddress & OFFSET_MASK

6: PhysAddr | VILbShtry, PTO (SHIFT) | Offset

7: AccessMemory ( PhysAddr )


8: |else RaiseException (PROTECTION_ERROR)


Generate the physical address to access memory


ICSS422: Operating Systems (Spring 2024)


School of Engineering and Technology, University of Washington - Tacona
```

77 78












1






83



OBJECTIVES - 5/21 ■ Questions from 5/16 Assignment 2 - May 31 Quiz 3 - Synchronized Array - May 23 Tutorial 2 - Pthread, locks, conditions tutorial -May 24 Assignment 3 (as a Tutorial) - June 7 Quiz 4 - Page Tables - To be posted ■ Chapter 18: Introduction to Paging ■ Chapter 19: Translation Lookaside Buffer (TLB) TLB Algorithm, Hit-to-Miss Ratios Chapter 20: Paging: Smaller Tables Smaller Tables, Multi-level Page Tables, N-level Page Tables May 21, 2024 TCSS422: Operating Systems (Spring 2024)
School of Engineering and Technology, University of Washington - Tacoma L16.86

85



LINEAR PAGE TABLES Consider array-based page tables: Each process has its own page table 32-bit process address space (up to 4GB) With 4 KB pages 20 bits for VPN • 12 bits for the page offset May 21, 2024 L16.88

LINEAR PAGE TABLES - 2 ■ Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page ■ Page table size 4MB / process $\frac{2^{32}}{2^{12}} * 4Byte =$ Page table size = 4MByte ■ Consider 100+ OS processes Requires 400+ MB of RAM to store process information TCSS422: Operating Systems [Spring 2024] School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.89


LINEAR PAGE TABLES - 2 ■ Page tables stored in RAM Support potential storage of 2²⁰ translations = 1,048,576 pages per process @ 4 bytes/page ■ Page table size 4MB / process Page tables are too big and consume too much memory. Need Solutions ... Consider 100+ OS processes Requires 400+ MB of RAM to store process information TCSS422: Operating Systems [Spring 2024]
School of Engineering and Technology, University of Washington - Tacoma May 21, 2024 L16.90

90

86

88


Slides by Wes J. Lloyd



92

94

91



Process: 16KB Address Space w/ 1KB pages

Page Table

Whost of the page table is unused and full of wasted space. (73%)

A Page Table

May 21, 2024

TSS422: Operating Systems (Spring 2024)
School of Engineering and Technology, University of Washington -Taccma

33

