




L15.2

















L15.8

























14




15




17









		ATION OF PROGRAMS				
Hardware required	irements:					
Requirements		HW support				
Privileged mode		CPU modes: kernel, user				
Base / bounds registers		Registers to support address translation				
Translate virtual addr; check if in bounds		Translation circuitry, check limits				
Privileged instruction(s) to update base / bounds regs		Instructions for modifying base/bound registers				
Privileged instruction(s) to register exception handlers		Set code pointers to OS code to handle faults				
Ability to raise exceptions		For out-of-bounds memory access, or attempts to access privileged instr.				
	TCSS422: Operating Sys					




21




23




20














26





27




29












33




35



SEGMENTATION FAULT Access beyond the address space Heap starts at virtual address: 4096 Data pointer is to 7KB (7168) Is data pointer valid? Heap starts at 4096 + 2 KB seg size = 6144 4KB Offset= 7168 > 4096 + 2048 (6144) Heap 6KB 7KB (not in use) 8KB Address Space TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Uni May 22, 2025 L15.34 sity of Washington - Tar




		514	ICK S	EGI			
• Sta	ack grow	s backy	vards (FILO)		
	0				'		
Re	quires ha	ardware	esupp	ort:			
Dir	ection b	it: track	s dire	ctior	seg	ment grows	
	(not in use)						
26KB	<u>Î</u>		Seamor	t Pagista	r/with Ne	gative-Growth Support)	
	Stack						
28KB -		-	Segment Code	Base 32K	Size 2K	Grows Positive?	
	(not in use)	_	Heap	34K		1	
			Stack	28K	2K	0	
	Physical Memory						





Consider a program with 2KB of code, a 1 KB stack, and a 2 KB heap. This program runs on a 64 KB computer that manages memory with 4 kb segments. If the computer is empty and segments were allocated as: code, stack, heap, how large can the heap grow to?

39




40




















44





46














ALLOCATION STRATEGY: SPLITTING Request for 1 byte of memory: malloc(1) 30-byte heap: free used free → addr:20 len:10 → NULL OS locates a free chunk to satisfy request Splits chunk into two, returns first chunk 30-byte heap: free used free addr:21 len:9 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Univ May 22, 2025 L15.51 sity of Was


51











Simple free list struct \$\$ Simple free list struct___ode_t { if struct___ode_t * next; if struct__ode_t * next; struct__ode_t * next; struct__ode_t * next; if struct__ode_t * next;

56


 FREE LIST - 2

 Sched = mag (Distor to a chunk of free space (Mag 1) returns a pointer to a chunk of free space (Mag 2, 2000 [Mag - FRIVATE, -1, 0]) bead-space = 4096 - sizeof(node_t)) bead-space = #001, bead-space = #001, bead - next = #001, for the rest of the 4KB chunk

 May 22, 202


 May 22, 202

57




59

















GROWING THE HEAP


MEMORY ALLOCATION STRATEGIES Best fit Traverse free list Identify all candidate free chunks • Note which is smallest (has best fit) • When splitting, "leftover" pieces are small (and potentially less useful - fragmented) Worst fit Traverse free list Identify largest free chunk Split largest free chunk, leaving a still large free chunk May 22, 2025 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, Uni L15.63 ersity of Washington - Tac 63

















BINARY BUDDY ALLOCATION - 2 Binary Buddy Allocation: suffers from internal fragmentation Allocated fragments, typically too large Coalescing is simple Two adjacent blocks are promoted up TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology. Uni May 22, 2025 L15.69


69



















74

















81




83





80













87





89





	PAGING MEMORY ACCESS
1. 2. 3.	// Extract the VPN from the virtual address VPN = (VirtualAddress & VPN_MASK) >> SHIFT
5. 4. 5. 6.	<pre>// Form the address of the page-table entry (PTE) PTEAddr = PTBR + (VPN * sizeof(PTE))</pre>
7. 8. 9.	<pre>// Fetch the PTE PTE = AccessMemory(PTEAddr)</pre>
10.	// Check if process can access the page if (PTE.Valid == False)
12.	RaiseException (SEGMENTATION_FAULT)
13. 14.	else if (CanAccess(PTE.ProtectBits) == False) RaiseException(PROTECTION_FAULT)
15.	else // Access is OK: form physical address and fetch it
17. 18. 19.	offset = VirtualAddress & OFFSET_MASK PhysAddr = (PTE.PFN << PFN_SHIFT) Offset Register = Accessmeory(PhysAddr)
N	Z2, 2025 TCSS422: Operating Systems [Spring 2025] School of Engineering and Technology, University of Washington - Tacoma L15.88

88













93




















99




101



100










TLB BASIC ALGORITHM - 2 11: PTEAddr = PTBR + (VPN * sizeof(PTE)) 12: PTE = AccessMemory(PTEAddr) 13: 14: (...) // Check for, and raise exceptions. 15: 16: TLB_Insert (VPN , PTE.PFN , PTE.ProtectBits) RetrvInstruction() 17: 18: 19:) Retry the instruction... (requery the TLB) TCSS422: Operating Systems (Spring 2025) School of Engineering and Technology, Univ May 22, 2025 L15.105 versity of Washington - Tai

105















TLB EXAMPLE - 4							
0:	int sum = 0 ;]			OF 4 0	FSET	
1:	for(i=0; i<10; i++){		VPN = 00	_			
2:	sum+=a[i];		VPN - 01				
3:	}		VPN = 03				
			VPN - 04				
= What fasters	affect the hit/miss		VPN = 05				
what factors							
	arrest the my miss	rate?	VPN - 06		a(0)	a[1]	a[2
Page size	arreet the my miss	rate?	VPN = 06 VPN = 07	a[3]	a(0) a(4)	a[1] a[5]	-
Page size				a[3] a[7]			-
 Page size Data/Acces 	s locality (how is data	accessed?)	VPN = 07		a[4]	a(5)	-
 Page size Data/Acces 		accessed?)	VPN = 07 VPN = 08		a[4]	a(5)	-
 Page size Data/Acces Sequential 	s locality (how is data array access vs. random	accessed?)	VPN = 07 VPN = 08 VPN = 09		a[4]	a(5)	-
 Page size Data/Acces Sequential Temporal Io 	s locality (how is data array access vs. random ocality	accessed?)	VPN = 07 VPN = 08 VPN = 09 VPN = 10		a[4]	a(5)	-
 Page size Data/Acces Sequential 	s locality (how is data array access vs. random ocality	accessed?)	VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11		a[4]	a(5)	-
 Page size Data/Acces Sequential Temporal lo Size of the fill 	s locality (how is data array access vs. random ocality	accessed?)	VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11 VPN = 12		a[4]	a(5)	-
 Page size Data/Acces Sequential Temporal lo Size of the 2 	s locality (how is data array access vs. random ocality TLB cache	accessed?)	VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11 VPN = 12 VPN = 13		a[4]	a(5)	-
 Page size Data/Acces Sequential Temporal lo Size of the 2 	s locality (how is data array access vs. random ocality TLB cache	accessed?) a array access	VPN = 07 VPN = 08 VPN = 09 VPN = 10 VPN = 11 VPN = 12 VPN = 13 VPN = 14		a[4]	a(5)	a[2 a]6

111



110

