

TCSS 422: OPERATING SYSTEMS

Memory Virtualization with Segments, Introduction to Paging



Wes J. Lloyd
School of Engineering and Technology
University of Washington - Tacoma

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington Tacoma

1

TCSS 422 – OFFICE HRS – SPRING 2025

- **Office Hours plan for Winter:**
- **Tuesday 2:30 - 3:30 pm Instructor Wes, Zoom**
- **Tue/Thur 6:00 - 7:00 pm Instructor Wes, CP 229/Zoom**
- **Tue 7:00 – 8:00 pm GTA Robert, Zoom Only This Week**
- **Wed 7:00 – 8:00 pm GTA Robert, Zoom Only This Week**

- **Instructor is available after class at 6pm in CP 229 each day**

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.2

2

OBJECTIVES – 2/26


- **Questions from 2/24**
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.3
-------------------	---	-------

3

ONLINE DAILY FEEDBACK SURVEY

- Daily Feedback Quiz in Canvas – Available After Each Class
- Extra credit available for completing surveys **ON TIME**
- Tuesday surveys: due by ~ Wed @ 11:59p
- Thursday surveys: due ~ Mon @ 11:59p



The screenshot shows the Canvas LMS interface for 'TCSS 422 A > Assignments'. A sidebar on the left contains navigation links: Home, Announcements, Zoom, Syllabus, **Assignments** (highlighted), and Discussions. The main content area shows 'Upcoming Assignments' with a list item: 'TCSS 422 - Online Daily Feedback Survey - 4/1' (highlighted), which is 'Available until Apr 5 at 11:59pm | Due Apr 5 at 10pm | -/1 pts'.

February 26, 2026	TCSS422: Computer Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.4
-------------------	--	-------

4

TCSS 422 - Online Daily Feedback Survey - 4/1

Quiz Instructions

Question 1 0.5 pts

On a scale of 1 to 10, please classify your perspective on material covered in today's class:

1 2 3 4 5 6 7 8 9 10

Mostly Review To Me Equal New and Review Mostly New To Me

Question 2 0.5 pts

Please rate the pace of today's class:

1 2 3 4 5 6 7 8 9 10

Slow Just Right Fast

February 26, 2026 TCSS422: Computer Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma L14.5

5

MATERIAL / PACE


- Please classify your perspective on material covered in today's class (33 of 46 respondents (4 online) – 71.74%):
 - 1-mostly review, 5-equal new/review, 10-mostly new
 - **Average – 6.79** (↓ - previous 6.92)
- Please rate the pace of today's class:
 - 1-slow, 5-just right, 10-fast
 - **Average – 4.88** (↓ - previous 5.08)

February 26, 2026 TCSS422: Computer Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma L14.6

6

FEEDBACK FROM 2/24

- **What dead locking problems does the dining philosopher's problem have?**
- For deadlock to occur, all four must be true:
- (✓) **Mutual exclusion:** each fork can be held by only one philosopher at a time
- (✓) **Hold and wait:** a philosopher picks up a fork and waits for another
- (✓) **No preemption:** A fork can not be forcibly taken away
- (✓) **Circular Wait:**
 - Philosopher 1 waits for philosopher 2
 - Philosopher 2 waits for philosopher 3



February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.7
-------------------	---	-------

7

FEEDBACK - 2

- **Why would you not use a combination of deadlock solutions at the same time to prevent deadlock?**
- Methods we discussed:
 - **Mutal Exclusion:** Eliminate locks (use atomic data types & wait-free data structures)
 - **Hold and Wait:** Use non-blocking lock APIs to fix lack of ability to preempt threads that forever hold a lock
 - **No Preemption:** Introduce a guard lock to prevent hold and wait
 - **Circular Wait:** Use a total ordering of lock acquisition throughout the entire program to eliminate circular chains of events
- Fixing either of the first two clearly eliminates deadlock
 - Mutual exclusion: you remove locking
 - Hold and wait: you remove blocking lock calls
- Fixing either of the last two will also eliminate deadlock
 - No preemption: no longer acquire 1 lock, when 2 are needed
 - Circular wait: no longer acquire locks in wrong order

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.8
-------------------	---	-------

8

FEEDBACK - 3

- **If all 4 conditions are required for deadlock to occur, then solving one of those conditions would prevent deadlock.**
- YES
- **Would it be most optimal to only solve one problem or all 4?**
- It is less work to solve just 1 problem.
- Using non-blocking APIs (to fix hold and wait) seems the easiest:
 - You don't have to find and correct all circular wait and no preemption scenarios in your code (hard)
 - You don't have to use atomic variables or build wait-free data structures (hard)
 - You just have to deal with the live-lock problem, and introduce a random delay to solve it

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.9
-------------------	---	-------

9

FEEDBACK - 4

- **Would intelligent schedulers (theoretically) build w/ AI cause less than 5 nines of uptime ?**
- 99.999% uptime is just 5.256 minutes of annual downtime
- It depends on the prompt engineer

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.10
-------------------	---	--------

10

OBJECTIVES – 2/26		
<ul style="list-style-type: none">▪ Questions from 2/24▪ Assignment 2 - March 12 AOE▪ Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4▪ Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE▪ Chapter 13: Address Spaces▪ Chapter 14: The Memory API▪ Chapter 15: Address Translation▪ Chapter 16: Segmentation▪ Chapter 17: Free Space Management▪ Chapter 18: Introduction to Paging		
February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.11

11

OBJECTIVES – 2/26		
<ul style="list-style-type: none">▪ Questions from 2/24▪ Assignment 2 - March 12 AOE▪ Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4▪ Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE▪ Chapter 13: Address Spaces▪ Chapter 14: The Memory API▪ Chapter 15: Address Translation▪ Chapter 16: Segmentation▪ Chapter 17: Free Space Management▪ Chapter 18: Introduction to Paging		
February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.12

12

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; **Memory Segmentation Activity; Quiz 4**
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.13
-------------------	---	--------

13

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; **Quiz 4**
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.14
-------------------	---	--------

14

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- **Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE**
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.15
-------------------	---	--------

15

REVIEW FROM 5/15

- **Review: Conditions for deadlock to occur**
- **Mutual Exclusion:** threads claim exclusive control of resources
> use atomic operations for data updates to eliminate mutual exclusion - **prevents deadlock**
- **Hold-and-Wait:** threads hold resources while waiting for others
> use guard locks when multiple resources are required
- **prevents deadlock**
- **No preemption:** Lock requested, but threads holding the resources can't be forcibly made to release them
> use non-blocking lock instructions - **prevents deadlock**
- **Circular Wait:** circle acquisition of locks - one thread holds what another needs and vice-versa
> providing total ordering of lock acquisition throughout the code (e.g. L1, L2, L3) - **prevents deadlock**

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.16
-------------------	---	--------

16

OBJECTIVES – 2/26		
<ul style="list-style-type: none">▪ Questions from 2/24▪ Assignment 2 - March 12 AOE▪ Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4▪ Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE▪ Chapter 13: Address Spaces▪ Chapter 14: The Memory API▪ Chapter 15: Address Translation▪ Chapter 16: Segmentation▪ Chapter 17: Free Space Management▪ Chapter 18: Introduction to Paging		
February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.17

17

CATCH UP FROM LECTURE 13		
<ul style="list-style-type: none">▪ Switch to Lecture 12 Slides▪ Slides L13.50 to L13.78 (Chapter 13 –Address Spaces) (Chapter 14 – The Memory API)		
February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.18

18

**WE WILL RETURN AT
4:49PM**



February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.19

19

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- **Chapter 15: Address Translation**
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.20

20



CHAPTER 15: ADDRESS TRANSLATION

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.21

21

OBJECTIVES – 5/18

- **Chapter 15: Address translation**
 - Base and bounds
 - HW and OS Support

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.22

22

ADDRESS TRANSLATION

- **64KB Address space example**
- **Translation: mapping virtual to physical**

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.23
-------------------	---	--------

23

BASE AND BOUNDS ★

- **Dynamic relocation**
- **Two registers base & bounds: on the CPU**
- **OS places program in memory**
- **Sets base register**

$$physical\ address = virtual\ address + base$$

- **Bounds register**
 - **Stores size of program address space (16KB)**
- **OS verifies that every address:**

$$0 \leq virtual\ address < bounds$$

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.24
-------------------	---	--------

24

INSTRUCTION EXAMPLE

128 : movl 0x0(%ebx), %eax

- Base = 32768
- Bounds = 16384
- Fetch instruction at 128 (virt addr) ↑
 - Phy addr = virt addr + base reg
 - 32896 = 128 + 32768 (base)
- Execute instruction
 - Load from address (var x is @ 15kb=15360)
 - 48128 = 15360 + 32768 (base) -- found x...
- Bounds register: terminate process if
 - **ACCESS VIOLATION:** Virtual address > bounds reg

physical address = virtual address + base

The diagram illustrates memory management. It shows a vertical axis from 0KB to 16KB. Program Code is located between 0KB and 1KB. The Heap is between 2KB and 4KB. A shaded blue area represents free space between 4KB and 14KB. The stack grows downwards from 14KB to 16KB. An integer variable 'x' is located at 15KB (address 3000) on the stack.

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.25

25

MEMORY MANAGEMENT UNIT ★

- MMU
 - Portion of the CPU dedicated to address translation
 - Contains base & bounds registers
- Base & Bounds Example:
 - Consider address translation
 - 4 KB (4096 bytes) address space, loaded at 16 KB physical location

Virtual Address	Physical Address
0	16384
1024	17408
3000	19384
FAULT 4400	20784 (out of bounds)

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.26

26

DYNAMIC RELOCATION OF PROGRAMS

- **Hardware requirements:**

Requirements	HW support
Privileged mode	CPU modes: kernel, user
Base / bounds registers	Registers to support address translation
Translate virtual addr; check if in bounds	Translation circuitry, check limits
Privileged instruction(s) to update base / bounds regs	Instructions for modifying base/bound registers
Privileged instruction(s) to register exception handlers	Set code pointers to OS code to handle faults
Ability to raise exceptions	For out-of-bounds memory access, or attempts to access privileged instr.

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.27

27

OS SUPPORT FOR MEMORY VIRTUALIZATION

- **For base and bounds OS support required**
 - **When process starts running**
 - Allocate address space in physical memory
 - **When a process is terminated**
 - Reclaiming memory for use
 - **When context switch occurs**
 - Saving and storing the base-bounds pair
 - **Exception handlers**
 - Function pointers set at OS boot time

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.28

28

OS: WHEN PROCESS STARTS RUNNING

- OS searches for free space for new process
 - Free list: data structure that tracks available memory slots

The OS lookup the free list

Free list

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.29

29

OS: WHEN PROCESS IS TERMINATED

- OS places memory back on the free list

Physical Memory

Free list

Physical Memory

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.30

30

OS: WHEN CONTEXT SWITCH OCCURS

- OS must save base and bounds registers
 - Saved to the Process Control Block PCB (task_struct in Linux)

The diagram shows two states of physical memory during a context switch. On the left, the memory stack from 0KB to 64KB includes the Operating System (0-16KB), a 'not in use' region (16-32KB), Process A (32-48KB), and Process B (48-64KB). Process A's base register is 32KB and its bounds register is 48KB. On the right, after context switching, Process A's memory (32-48KB) is now 'not in use', and Process B (48-64KB) is 'Currently Running'. Process B's base register is 48KB and its bounds register is 64KB. A 'Process A PCB' is shown containing the saved state: 'base : 32KB' and 'bounds : 48KB'.

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.31

31

DYNAMIC RELOCATION

- OS can move process data when not running
 1. OS un-schedules process from scheduler
 2. OS copies address space from current to new location
 3. OS updates PCB (base and bounds registers)
 4. OS reschedules process
- When process runs new base register is restored to CPU
- **Process doesn't know it was even moved!**

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.32

32

Consider a 64KB computer the loads a program. The BASE register is set to 32768, and the BOUNDS register is set to 4096. What is the physical memory address translation for a virtual address of 6000 ?

34768
38768
32769
36864
Out of bounds

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

33

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- **Chapter 16: Segmentation**
- Chapter 17: Free Space Management
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.34
-------------------	---	--------

34

CHAPTER 16: SEGMENTATION




February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.35

35

BASE AND BOUNDS INEFFICIENCIES

- **Address space**
 - Contains significant unused memory
 - Is relatively large
 - Preallocates space to handle stack/heap growth
- **Large address spaces**
 - Hard to fit in memory
- **How can these issues be addressed?**



February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.36

36

MULTIPLE SEGMENTS ★

- Memory segmentation
- Manage the address space as (3) separate segments
 - Each is a contiguous address space
 - Provides logically separate segments for: code, stack, heap
- Each segment can placed separately
- Track base and bounds for each segment (registers)

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.37

37

SEGMENTS IN MEMORY ★

- Consider 3 segments:

0KB
16KB
32KB
48KB
64KB

Physical Memory

Much smaller

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.38

38

ADDRESS TRANSLATION: CODE SEGMENT

$physical\ address = offset + base$

- Code segment - physically starts at 32KB (base)
- Starts at "0" in virtual address space

Segment	Base	Size
Code		16KB

Bounds check:
 Is virtual address within 2KB address space?

or 32868
 desired
 address

Virtual Address Space
Physical Address Space

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.39

39

ADDRESS TRANSLATION: HEAP

$Virtual\ address + base\ is\ not\ the\ correct\ physical\ address.$

- Heap starts at virtual address 4096
- The data is at 4200
- Offset = $4200 - 4096 = 104$ (virt addr - virt heap start)
- Physical address = $104 + 34816$ (offset + heap base)

Segment	Base	Size
Heap	34K	2K

$104 + 34K\ or\ 34920$
 is the desired
 physical address

Address Space
Physical Memory

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.40

40

SEGMENTATION FAULT ★

- Access beyond the address space
- Heap starts at virtual address: 4096
- Data pointer is to 7KB (7168)
- Is data pointer valid?

- Heap starts at $4096 + 2 \text{ KB seg size} = 6144$
- Offset = $7168 > 4096 + 2048 (6144)$

Address Space

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.41

41

SEGMENT REGISTERS

- Used to dereference memory during translation

13	12	11	10	9	8	7	6	5	4	3	2	1	0
[Empty Register Box]													
Segment						Offset							

- First two bits identify segment type
- Remaining bits identify memory offset
- Example: virtual heap address 4200 (01000001101000)

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	1	1	0	1	0	0	0
Segment		Offset											

Segment	bits
Code	00
Heap	01
Stack	10
-	11

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
 School of Engineering and Technology, University of Washington - Tacoma
L14.42

42

SEGMENTATION DEREFERENCE

```

1 // get top 2 bits of 14-bit VA
2 Segment = (VirtualAddress & SEG_MASK) >> SEG_SHIFT
3 // now get offset
4 Offset = VirtualAddress & OFFSET_MASK
5 if (Offset >= Bounds[Segment])
6     RaiseException(PROTECTION_FAULT)
7 else
8     PhysAddr = Base[Segment] + Offset
9     Register = AccessMemory(PhysAddr)
    
```

- **VIRTUAL ADDRESS = 01000001101000** (on heap)
- **SEG_MASK = 0x3000 (11000000000000)**
- **SEG_SHIFT = 01 → heap** (mask gives us segment code)
- **OFFSET_MASK = 0xFFF (00111111111111)**
- **OFFSET = 000001101000 = 104** (isolates segment offset)
- **OFFSET < BOUNDS : 104 < 2048**

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.43
-------------------	---	--------

43

STACK SEGMENT ★

- **Stack grows backwards (FILO)**
- **Requires hardware support:**
- **Direction bit: tracks direction segment grows**

Segment Register(with Negative-Growth Support)			
Segment	Base	Size	Grows Positive?
Code	32K	2K	1
Heap	34K	2K	1
Stack	28K	2K	0

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.44
-------------------	---	--------

44

SHARED CODE SEGMENTS

- Code sharing: enabled with HW support
- Supports storing shared libraries in memory only once
- DLL: dynamic linked library
- .so (linux): shared object in Linux (under /usr/lib)
- Many programs can access them
- Protection bits: track permissions to segment

Segment Register Values(with Protection)

Segment	Base	Size	Grows	Positive?	Protection
Code	32K	2K	1	1	Read-Execute
Heap	34K	2K	1	1	Read-Write
Stack	28K	2K	0	0	Read-Write

February 26, 2026TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - TacomaL14.45

45

Consider a program with 2KB of code, a 1 KB stack, and a 2 KB heap. This program runs on a 64 KB computer that manages memory with 4 kb segments. If the computer is empty and segments were allocated as: code, stack, heap, how large can the heap grow to?

32 KB

56 KB

24 KB

4 KB

0 KB

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

46

SEGMENTATION GRANULARITY

- Coarse-grained
- Manage memory as large purpose based segments:
 - Code segment
 - Heap segment
 - Stack segment



February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.47
-------------------	---	--------

47

SEGMENTATION GRANULARITY - 2 ★

- Fine-grained
- Manage memory as list of segments
- Code, heap, stack segments composed of multiple smaller segments
- Segment table
 - On early systems
 - Stored in memory
 - Tracked large number of segments



February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.48
-------------------	---	--------

48

MEMORY FRAGMENTATION

- Consider how much free space?
- We'll say about 24 KB

- Request arrives to allocate a 20 KB heap segment

- Can we fulfil the request for 20 KB of contiguous memory?

Not compacted

0KB	Operating System
8KB	
16KB	(not in use)
24KB	Allocated
32KB	(not in use)
40KB	Allocated
48KB	(not in use)
56KB	Allocated
64KB	

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.49
-------------------	---	--------

49

COMPACTION

- Supports rearranging memory
- Can we fulfil the request for 20 KB of contiguous memory?

- **Drawback: Compaction is slow**
 - Rearranging memory is time consuming
 - 64KB is fast
 - 4GB+ ... slow

- **Algorithms:**
 - Best fit: keep list of free spaces, allocate the most snug segment for the request
 - Others: worst fit, first fit... (in future chapters)

Compacted

0KB	Operating System
8KB	
16KB	
24KB	Allocated
32KB	
40KB	
48KB	(not in use)
56KB	
64KB	

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.50
-------------------	---	--------

50

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- **Chapter 17: Free Space Management**
- Chapter 18: Introduction to Paging

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.51
-------------------	---	--------

51



CHAPTER 17: FREE SPACE MANAGEMENT

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.52
-------------------	---	--------

52

OBJECTIVES – 5/18

- **Chapter 17: Free Space Management**
 - Fragmentation, Splitting, coalescing
 - The Free List
 - Memory Allocation Strategies

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.53
-------------------	---	--------

53

FREE SPACE MANAGEMENT

- How should free space be managed, when satisfying variable-sized requests?
- What strategies can be used to minimize fragmentation?
- What are the time and space overheads of alternate approaches?

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.54
-------------------	---	--------

54

FREE SPACE MANAGEMENT

- Management of memory using
- Only fixed-sized units
 - Easy: keep a list
 - Memory request → return first free entry
 - Simple search
- With variable sized units
 - More challenging
 - Results from variable sized malloc requests
 - Leads to fragmentation

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.55
-------------------	---	--------

55

FRAGMENTATION

- Consider a 30-byte heap

30-byte heap:

free	used	free	
0	10	20	30

- Request for 15-bytes

free list: head →

addr:0 len:10	→	addr:20 len:10	→	NULL
------------------	---	-------------------	---	------

- Free space: 20 bytes
- No available contiguous chunk → return NULL

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.56
-------------------	---	--------

56

FRAGMENTATION - 2 ★

- **External:** OS can compact
 - Example: Client asks for 100 bytes: malloc(100)
 - OS: No 100 byte contiguous chunk is available: returns NULL
 - Memory is externally fragmented - - Compaction can fix!
- **Internal:** lost space - OS can't compact
 - OS returns memory units that are too large
 - Example: Client asks for 100 bytes: malloc(100)
 - OS: Returns 125 byte chunk
 - Fragmentation is *in* the allocated chunk
 - Memory is lost, and unaccounted for - can't compact

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.57
-------------------	---	--------

57

ALLOCATION STRATEGY: SPLITTING ★

- Request for 1 byte of memory: malloc(1)

30-byte heap: 0102030

free used free

free list: head → (addr:0, len:10) → (addr:20, len:10) → NULL

- OS locates a free chunk to satisfy request
- Splits chunk into two, returns first chunk

30-byte heap: 010202130

free used free

free list: head → (addr:0, len:10) → (addr:21, len:9) → NULL

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.58
-------------------	---	--------

58

ALLOCATION STRATEGY: COALESCING

- Consider 30-byte heap
- Free() frees all 10 bytes segments (list of 3-free 10-byte chunks)

```
graph LR; head --> node1((addr:10  
len:10)); node1 --> node2((addr:0  
len:10)); node2 --> node3((addr:20  
len:10)); node3 --> NULL;
```

- Request arrives: malloc(30)
- **SPLIT DOES NOT WORK** - no contiguous 30-byte chunk exists!
- Coalescing regroups chunks into contiguous chunk

```
graph LR; head --> node((addr:0  
len:30)); node --> NULL;
```

- Allocation can now proceed
- Coalescing is defragmentation of the free space list

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.59
-------------------	---	--------

59

MEMORY HEADERS

- free(void *ptr): Does not require a size parameter
- How does the OS know how much memory to free?
- Header block
 - Small descriptive block of memory at start of chunk

```
graph TD; ptr --> header[The header used by malloc library]; ptr --> data[The 20 bytes returned to caller];
```

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.60
-------------------	---	--------

60

MEMORY HEADERS - 2

Specific Contents Of The Header

```
typedef struct __header_t {
    int size;
    int magic;
} header_t;
```

A Simple Header

- Contains size
- Pointers: for faster memory access
- Magic number: integrity checking

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.61
-------------------	---	--------

61

MEMORY HEADERS - 3

- Size of memory chunk is:
 - Header size + user malloc size
 - N bytes + sizeof(header)
- Easy to determine address of header

```
void free(void *ptr) {
    header_t *hptr = (void *)ptr - sizeof(header_t);
}
```

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.62
-------------------	---	--------

62

THE FREE LIST

- Simple free list struct

```
typedef struct __node_t {
    int size;
    struct __node_t *next;
} nodet_t;
```

- Use mmap to create free list
- 4kb heap, 4 byte header, one contiguous free chunk

```
// mmap() returns a pointer to a chunk of free space
node_t *head = mmap(NULL, 4096, PROT_READ|PROT_WRITE,
                    MAP_ANON|MAP_PRIVATE, -1, 0);
head->size = 4096 - sizeof(node_t);
head->next = NULL;
```

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.63
-------------------	---	--------

63

FREE LIST - 2

- Create and initialize free-list “heap”

```
// mmap() returns a pointer to a chunk of free space
node_t *head = mmap(NULL, 4096, PROT_READ|PROT_WRITE,
                    MAP_ANON|MAP_PRIVATE, -1, 0);
head->size = 4096 - sizeof(node_t);
head->next = NULL;
```

- Heap layout:

The diagram illustrates the memory layout of a 4KB heap chunk. At the top left, a pointer labeled 'head' points to a header structure. This header is a box containing two fields: 'size: 4088' and 'next: 0'. To the right of the header, text explains: '[virtual address: 16KB] header: size field' and 'header: next field(NULL is 0)'. Below the header, a larger box represents the rest of the 4KB chunk, containing three dots '...' and a label 'the rest of the 4KB chunk' pointing to it.

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.64
-------------------	---	--------

64

FREE LIST: MALLOC() CALL

- Consider a request for a 100 bytes: `malloc(100)`
- Header block requires 8 bytes
 - 4 bytes for size, 4 bytes for magic number
- Split the heap – header goes with each block

A 4KB Heap With One Free Chunk

head →

size:	4088
next:	0
...	

the rest of the 4KB chunk

A Heap : After One Allocation

ptr →

size:	100
magic:	1234567
First block is used	
}	
the 100 bytes now allocated	
head →	
size:	3980
next:	0
...	
}	
the free 3980 byte chunk	

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.65

65

FREE LIST: FREE() CALL

- Addresses of chunks
- Start=16384
 - + 108 (end of 1st chunk)
 - + 108 (end of 2nd chunk)
 - + 108 (end of 3rd chunk)
 - = 16708

8 bytes header

size:	100
magic:	1234567
...	

100 bytes still allocated

ptr →

size:	100
magic:	1234567
Free this block	
}	
100 bytes still allocated (but about to be freed)	

head →

size:	100
magic:	1234567
...	
size:	3764
next:	0
...	

100 bytes still allocated

The free 3764-byte chunk

Free Space With Three Chunks Allocated

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.66

66

FREE LIST: FREE() CHUNK #2

- Free(sptr)
- Our 3 chunks start at 16 KB (@ 16,384 bytes)
- Free chunk #2 - sptr
- Sptr = 16500
 - addr - sizeof(node_t)
- Actual start of chunk #2
 - 16492

head

sptr →

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.67

67

FREE LIST- FREE ALL CHUNKS

- Now free remaining chunks:
- Free(16392)
- Free(16608)
- Walk back 8 bytes for actual start of chunk
- External fragmentation
- Free chunk pointers out of order
- Coalescing of next pointers is needed

head →

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.68

68

GROWING THE HEAP

- Start with small sized heap
- Request more memory when full
- sbrk(), brk()

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.69

69

MEMORY ALLOCATION STRATEGIES ★

- Best fit**
 - Traverse free list
 - Identify all candidate free chunks
 - Note which is smallest (has best fit)
 - When splitting, “leftover” pieces are small (and potentially less useful -- fragmented)
- Worst fit**
 - Traverse free list
 - Identify largest free chunk
 - Split largest free chunk, leaving a still large free chunk

February 26, 2026 TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma L14.70

70

EXAMPLES

- Allocation request for 15 bytes



head → 10 → 30 → 20 → NULL

- Result of Best Fit



head → 10 → 30 → 5 → NULL

- Result of Worst Fit



head → 10 → 15 → 20 → NULL

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.71
-------------------	---	--------

71

MEMORY ALLOCATION STRATEGIES - 2

- First fit
 - Start search at beginning of free list
 - Find first chunk large enough for request
 - Split chunk, returning a “fit” chunk, saving the remainder
 - Avoids full free list traversal of best and worst fit
- Next fit
 - Similar to first fit, but start search at last search location
 - Maintain a pointer that “cycles” through the list
 - Helps balance chunk distribution vs. first fit
 - Find first chunk, that is large enough for the request, and split
 - Avoids full free list traversal

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.72
-------------------	---	--------

72

Which memory allocation strategy is more likely to distribute free chunks closer together which could help when coalescing the free space list?

Best Fit

Worst Fit

First Fit

None of the above

All of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

73

SEGREGATED LISTS

- For popular sized requests
e.g. for kernel objects such as locks, inodes, etc.
- Manage as segregated free lists
- Provide object caches: stores pre-initialized objects

- How much memory should be dedicated for specialized requests (object caches)?

- If a given cache is low in memory, can request “*slabs*” of memory from the general allocator for caches.
- General allocator will reclaim slabs when not used

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.74
-------------------	---	--------

74

BUDDY ALLOCATION

- Binary buddy allocation
 - Divides free space by two to find a block that is big enough to accommodate the request; the next split is too small...
- Consider a 7KB request

The diagram illustrates the binary buddy allocation process for a 7KB request. It starts with a single 64KB block. This block is split into two 32KB blocks. The left 32KB block is further split into two 16KB blocks. The left 16KB block is split into two 8KB blocks. The right 8KB block is highlighted in a darker blue, indicating it is the block that would be allocated to the 7KB request. Below the diagram, it is noted that 64KB of free space remains for the 7KB request.

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.75
-------------------	---	--------

75

BUDDY ALLOCATION - 2

- Buddy allocation: suffers from internal fragmentation
- Allocated fragments, typically too large
- Coalescing is simple
 - Two adjacent blocks are promoted up

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.76
-------------------	---	--------

76

A computer system manages program memory using three separate segments for code, stack, and the heap. The codesize of a program is 1KB but the minimal segment available is 16KB. This is an example of:

- External fragmentation
- Binary buddy allocation
- Internal fragmentation
- Coalescing
- Splitting

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

77

A request is made to store 1 byte. For this scenario, which memory allocation strategy will always locate memory the fastest?

- Best fit
- Worst fit
- Next fit
- None of the above
- All of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

78

OBJECTIVES – 2/26

- Questions from 2/24
- Assignment 2 - March 12 AOE
- Quiz 3-Sync Array; Memory Segmentation Activity; Quiz 4
- Tutorial 2 – Pthread/locks/conditions tutorial-3/5 AOE
- Chapter 13: Address Spaces
- Chapter 14: The Memory API
- Chapter 15: Address Translation
- Chapter 16: Segmentation
- Chapter 17: Free Space Management
- **Chapter 18: Introduction to Paging**

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.79
-------------------	---	--------

79

CHAPTER 18: INTRODUCTION TO PAGING



February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.80
-------------------	---	--------

80

PAGING

- Split up address space of process into *fixed sized pieces* called **pages**
- Alternative to *variable sized pieces* (Segmentation) which suffers from *significant fragmentation*
- Physical memory is split up into an array of fixed-size slots called **page frames**.
- Each process has a **page table** which translates virtual addresses to physical addresses

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.81
-------------------	---	--------

81

ADVANTAGES OF PAGING

- Flexibility
 - Abstracts the process address space into pages
 - No need to track direction of HEAP / STACK growth
 - *Just add more pages...*
 - No need to store unused space
 - *As with segments...*
- Simplicity
 - Pages and page frames are the same size
 - Easy to allocate and keep a free list of pages

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.82
-------------------	---	--------

82

PAGING: EXAMPLE

Page Table:
 VP0 → PF3
 VP1 → PF7
 VP2 → PF5
 VP3 → PF2

- Consider a 128 byte (2^7) address space with 16-byte (2^4) pages
- Consider a 64-byte (2^6) program address space

A Simple 64-byte Address Space

0		(page 0 of the address space)
16		(page 1)
32		(page 2)
48		(page 3)
64		

64-Byte Address Space Placed In Physical Memory

0	reserved for OS	page frame 0 of physical memory
16	(unused)	page frame 1
32	page 3 of AS	page frame 2
48	page 0 of AS	page frame 3
64	(unused)	page frame 4
80	page 2 of AS	page frame 5
96	(unused)	page frame 6
112	page 1 of AS	page frame 7
128		

February 26, 2026
TCCS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.83

83

PAGING: ADDRESS TRANSLATION

- PAGE: Has two address components
 - VPN: Virtual Page Number (*serves as the page ID*)
 - Offset: Offset within a Page (*indexes any byte in the page*)

VPN			offset			
Va5	Va4	Va3	Va2	Va1	Va0	

- Example:
 Page Size: 16-bytes (2^4),
 Program Address Space: 64-bytes (2^6)

VPN			offset			
0	1	0	1	0	1	

Here program can have just four pages...

February 26, 2026
TCCS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.84

84

EXAMPLE: PAGING ADDRESS TRANSLATION

- Consider a 64-byte (2^6) program address space (4 pages $\rightarrow 2^2$)
- Stored in 128-byte (2^7) physical memory (8 frames $\rightarrow 2^3$)
- Offset is preserved
 - 4 bits indexes any byte
 - Page size is 16 bytes (2^4)
- **Page table** translates a Virtual Page Number (VPN) to a Physical Frame Number (PFN)

Page Table:
 VP0 \rightarrow PF3
 VP1 \rightarrow PF7
 VP2 \rightarrow PF5
 VP3 \rightarrow PF2

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.85

85

PAGING DESIGN QUESTIONS ★

- (1) Where are page tables stored?
- (2) What are the typical contents of the page table?
- (3) How big are page tables?
- (4) Does paging make the system too slow?

February 26, 2026
TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma
L14.86

86

(1) WHERE ARE PAGE TABLES STORED?

- **Example:**
 - Consider a 32-bit process address space ($4\text{GB}=2^{32}$ bytes)
 - With 4 KB pages ($4\text{KB}=2^{12}$ bytes)
 - 20 bits for VPN (2^{20} pages)
 - 12 bits for the page offset (2^{12} unique bytes in a page)
- Page tables for each process are stored in RAM
 - Support potential storage of 2^{20} translations
 = 1,048,576 pages per process
 - Each page has a page table entry size of 4 bytes

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.87
-------------------	---	--------

87

PAGE TABLE EXAMPLE

- With 2^{20} slots in our page table for a single process
- Each slot (i.e. entry) dereferences a VPN
- Each entry provides a physical frame number
- Each entry requires 4 bytes (32 bits)
 - 20 for the PFN on a 4GB system with 4KB pages
 - 12 for the offset which is preserved
 - (note we have no status bits, so this is unrealistically small)
- How much memory is required to store the page table for 1 process?
 - Hint: # of entries x space per entry
 - 4,194,304 bytes (or 4MB) to index one process

VPN ₀
VPN ₁
VPN ₂
...
...
VPN ₁₀₄₈₅₇₆

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.88
-------------------	---	--------

88

NOW FOR AN ENTIRE OS

- If 4 MB is required to store one process
- Consider how much memory is required for an entire OS?
 - With for example 100 processes...
- Page table memory requirement is now $4\text{MB} \times 100 = 400\text{MB}$
- If computer has 4GB memory (maximum for 32-bits), the page table consumes 10% of memory

$400\text{ MB} / 4000\text{ GB}$

- Is this efficient?

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.89
-------------------	---	--------

89

(2) WHAT'S ACTUALLY IN THE PAGE TABLE

- Page table is data structure used to map virtual page numbers (VPN) to the physical address (Physical Frame Number PFN)
 - Linear page table → simple array
- Page-table entry
 - 32 bits for capturing state

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PFN											G	PAT	D	A	PCD	PWT	U/S	R/W	P												

An x86 Page Table Entry(PTE)

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.90
-------------------	---	--------

90

PAGE TABLE ENTRY

- **P:** present
- **R/W:** read/write bit
- **U/S:** supervisor
- **A:** accessed bit
- **D:** dirty bit
- **PFN:** the page frame number

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PFN																							G	PAT	D	A	PCD	PWT	U/S	R/W	P

An x86 Page Table Entry(PTE)

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.91
-------------------	---	--------

91

PAGE TABLE ENTRY - 2

- **Common flags:**
- **Valid Bit:** Indicating whether the particular translation is valid.
- **Protection Bit:** Indicating whether the page could be read from, written to, or executed from
- **Present Bit:** Indicating whether this page is in physical memory or on disk(swapped out)
- **Dirty Bit:** Indicating whether the page has been modified since it was brought into memory
- **Reference Bit(Accessed Bit):** Indicating that a page has been accessed

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.92
-------------------	---	--------

92

(3) HOW BIG ARE PAGE TABLES?

- Page tables are too big to store on the CPU
- Page tables are stored using physical memory
- Paging supports efficiently storing a sparsely populated address space
 - Reduced memory requirement
Compared to base and bounds, and segments

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.93

93

(4) DOES PAGING MAKE THE SYSTEM TOO SLOW?

- Translation
- **Issue #1:** Starting location of the page table is needed
 - HW Support: Page-table base register
 - stores active process
 - Facilitates translation
- **Issue #2:** Each memory address translation for paging requires an extra memory reference
 - HW Support: TLBs (Chapter 19)

Page Table:

VP0 → PF3
VP1 → PF7
VP2 → PF5
VP3 → PF2

Stored in RAM →

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.94

94

PAGING MEMORY ACCESS

```
1. // Extract the VPN from the virtual address
2. VPN = (VirtualAddress & VPN_MASK) >> SHIFT
3.
4. // Form the address of the page-table entry (PTE)
5. PTEAddr = PTBR + (VPN * sizeof(PTE))
6.
7. // Fetch the PTE
8. PTE = AccessMemory(PTEAddr)
9.
10. // Check if process can access the page
11. if (PTE.Valid == False)
12.     RaiseException(SEGMENTATION_FAULT)
13. else if (CanAccess(PTE.ProtectBits) == False)
14.     RaiseException(PROTECTION_FAULT)
15. else
16.     // Access is OK: form physical address and fetch it
17.     offset = VirtualAddress & OFFSET_MASK
18.     PhysAddr = (PTE.PFN << PFN_SHIFT) | offset
19.     Register = AccessMemory(PhysAddr)
```

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.95

95

COUNTING MEMORY ACCESSES

Example: Use this Array initialization Code

```
int array[1000];
...
for (i = 0; i < 1000; i++)
    array[i] = 0;
```

Assembly equivalent:


```
0x1024 movl $0x0, (%edi, %eax, 4)
0x1028 incl %eax
0x102c cmpl $0x03e8, %eax
0x1030 jne 0x1024
```

February 26, 2026

TCSS422: Operating Systems [Winter 2026]
School of Engineering and Technology, University of Washington - Tacoma

L14.96

96



97

Consider a 4GB Computer with 4KB (4096 byte) pages. How many pages would fit into physical memory?

- $2^{32} / 2^{20} = 2^{12}$ pages
- $2^{32} / 2^{12} = 2^{20}$ pages
- $2^{32} / 2^{16} = 2^{16}$ pages
- $2^{32} / 2^8 = 2^{24}$ pages
- None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

98

For the 4GB computer example, how many bits are required for the VPN?

- 24 VPN bits (indexes 2^{24} locations)
- 16 VPN bits (indexes 2^{16} locations)
- 20 VPN bits (indexes 2^{20} locations)
- 12 VPN bits (indexes 2^{12} locations)
- None of the above

February 26, 2026 TCSS422: Operating Systems (Winter 2026) L14.9
Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

99

For the 4GB computer example, how many bits are available for page status bits?

- 32 - 12 VPN bits = 20 status bits
- 32 - 24 VPN bits = 8 status bits
- 32 - 16 VPN bits = 16 status bits
- 32 - 20 VPN bits = 12 status bits
- None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

100

For the 4GB computer, how much space does this page table require? (number of page table entries x size of page table entry)

2^{20} entries x 4b = 4 MB

2^{12} entries x 4b = 16 KB

2^{16} entries x 4b = 256 KB

2^{24} entries x 4b = 64 MB

None of the above

February 26, 2026 TCSS422: Operating Systems (Winter 2026) L14.01

101

For the 4GB computer, how many page tables (for user processes) would fill the entire 4GB of memory?

$4\text{ GB} / 16\text{ KB} = 65,536$

$4\text{ GB} / 64\text{ MB} = 256$

$4\text{ GB} / 256\text{ KB} = 16,384$

$4\text{ GB} / 4\text{ MB} = 1,024$

None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

102

PAGING SYSTEM EXAMPLE

- Consider a 4GB Computer:
 - With a 4096-byte page size (4KB)
 - How many pages would fit in physical memory?

- Now consider a page table:
 - For the page table entry, how many bits are required for the VPN?
 - If we assume the use of 4-byte (32 bit) page table entries, how many bits are available for status bits?
 - How much space does this page table require?
of page table entries x size of page table entry
 - How many page tables (for user processes) would fill the entire 4GB of memory?

February 26, 2026	TCSS422: Operating Systems [Winter 2026] School of Engineering and Technology, University of Washington - Tacoma	L14.103
-------------------	---	---------

103

QUESTIONS



104